Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

Event Report: Club Formal San Jose – Features and Techniques for Experts, Verification…

Last week over 35 power users from over a dozen companies came together for the latest…

• 5 min read
Incisive Formal Verifier , ABV , Team Verify , Functional Verification , Formal Analysis , formal apps , Vigyan Singhal , Incisive , Incisive Enterprise Verifier , Chelsio , Chris Komar , apps , assertions , Club Formal , bypass logic verification , IEV , Oski , Formal verification , IFV , liveness , Assertion-based verification

Verification

Ubuntu 12.10 on a Virtual Platform at ARM Techcon

Next week (Oct. 30-Nov. 1) ARM TechCon 2012 is at the Santa Clara Convention Center…

• 1 min read
ARM Techcon , Virtual System Platform , virtual platforms , programmer's guide , virtual prototypes , Cortex-A9 , Cortex-A , VSP , Ubuntu , ARM , Quantal Quetzal , Ubuntu 12.10 , linux , Jason Andrews , Zynq-7000

Verification

Margins are Costly - Don't Let Them Grow Out of Control!

Last week, Professor Jan Rabaey of the University of California at Berkeley gave…

• 2 min read
High-Level Synthesis , Low Power , Rabaey , low power summit , margins , rtl compiler , variability , C-to-Silicon Compiler , HLS

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Stipple Highlighting? See for Yourself in 16

The 16.5 Allegro PCB Editor now has the added ability to accentuate objects and layers…

• 1 min read
PCB , PCB Layout and routing , application mode , Allegro GUI , stipple highlighting , super filter , Allegro 16.5 , PCB Editor , Layout , "PCB design" , PCB design , Grzenia , SPB16.5 , Allegro PCB Editor , stipple , Allegro

Analog/Custom Design

Press Release About TSMC Flow, Blog from ARM Validate Cadence’s Mixed-Signal and…

A press release and a blog post caught my attention this week (October 15, 2012)…

• 2 min read
AMS , EDI , ets , uvm , microcontrollers , ARM Cortex M0 , Mixed-Signal On Top , MS ToT , cadence , AMS Designer , TSMC , EPS , Mixed-Signal , Virtuoso , mixed signal methodology guide , mixed signal , PVS , ARM , encounter power system , Encounter Timing System , IUS

System, PCB, & Package Design 

What's Good About ADW’s Multiple Shopping Lists? Check out the 16.5 Release and See

The 16.5 Allegro Design Workbench (ADW) now supports multiple shopping lists. In…

• less than a min read
PCB , shopping lists , data management , flow manager , Library flow , multiple shopping lists , Allegro 16.5 , Library and design data management , component browser , design data management , PCB design , Design Entry , Grzenia , SPB16.5 , Librarians , library , Allegro

Analog/Custom Design

SKILL for the Skilled: Part 4, Many Ways to Sum a List

In the previous posts SKILL for the Skilled: Many Ways to Sum a List (Parts 1, 2…

• 5 min read
Team SKILL , Virtuoso IC6.1.5 , Jim Newton , sum a list , SKILL for the Skilled , recursion , Virtuoso , Lisp , SKILL++

Verification

Changing the Game with Processor Based Emulation

I have always been fascinated by game changing moves. Some are more successful than…

• 7 min read
RPP , FPGA Based Prototyping , prototyping , cadence , Acceleration , debug , Functional Verification , System Design and Verification , Palladium , System Development Suite , embedded software , Emulation , Software Development and Debug , Rents Rule , Schirrmeister , system integration , FPGA

Digital Design

Five-Minute Tutorial: Why You Should Be Running Early DRC

Everyone knows you have to run signoff DRC before you tape out a design. Sometimes…

• 3 min read
EDI , IP , routing access , filler , power grid , DRC , early DRC , endcap , encounter digital implementation system , NanoRoute , welltap , Verify Geometry , metal fill , signoff , macros , memories

Verification

UVM SystemVerilog in a Multi-Language SoC World: UVM-ML Webinar

Every SoC project uses multiple languages. Even if the design itself is purely Verilog…

• 1 min read
IEEE 1647 , SystemVerilog , uvm , IEEE 1800 , UVM-ML , Functional Verification , OVM , e , webinar , UVM ML , multi-language , Accellera , SystemC , multi-language UVM , IES , IES-XL

Verification

Recorded Webinar: Using Metric-Driven Verification and Formal Together For Higher…

[Preface: the upcoming " Club Formal " on October 17 here at the Cadence San Jose…

• 3 min read
coverage , Functional Verification , Metric Driven Verification , Formal Analysis , formal , Incisive , webinar , Incisive Enterprise Verifier , Chris Komar , enriched metrics , MDV , IEV , debugging , John Brennan , simulation , Formal verification , IFV

Verification

Using pli_access for Stubless Indexed Ports

Indexed ports are used to access composite HDL objects in SystemVerilog (SV). Their…

• 3 min read
AF , indexed ports , SystemVerilog , stub files , Specman , stubless indexed ports , Functional Verification , ports , Nir Hadaya , SV , e language , interface , simulation , Avi Farjoun

System, PCB, & Package Design 

Customer Support Recommended – Working with PADS to Allegro PCB Editor Translato…

A recently published AppNote on converting a PADS ASCII file to Allegro PCB Editor…

• 3 min read
COS , PCB , PADS translator , customer support , PADS , PADS to Allegro , Appnote , PCB design , Allegro PCB Editor , application note , Allegro

System, PCB, & Package Design 

What's Good About DEHDL’s Page Search? The Secret's in the 16.5 Release!

Prior to the 16.5 release, the search capabilities in Allegro Design Entry HDL (DEHDL…

• 1 min read
DEHDL find , page search , hierarchy , DEHDL , flat schematics , hierarchical schematics , Allegro 16.5 , SPB , Design Entry HDL , Find result , Front-end PCB design , design , PCB design , Design Entry , Grzenia , SPB16.5 , ConceptHDL , Schematic , Allegro

System, PCB, & Package Design 

What's Good About PCB SI Static IR Drop Analysis? 16.5 Has Many New Enhancements

In the Allegro PCB SI 16.5 release, static IR drop analysis has been integrated into…

• 3 min read
PCB SI , PI , PCB PI , PDN , IBIS , SigXP UI , Power Integrity , "PCB SI" , High Speed , Allegro 16.5 , IBIS-AMI , SPB , design , Allegro PCB SI , 16.5 , "PCB PI" , Grzenia , SPB16.5 , SI analysis and modeling , IR drop , power , 3D viewer , Allegro

Analog/Custom Design

ARM-Based Microcontrollers using Cadence’s Mixed-Signal Solution

I recently came across a Wall Street Journal article, "ARM Chases Bigger Slice of…

• 2 min read
DAC , microcontrollers , Demo , Cortex-M , MCUs , Virtuoso , Cortex-M0 , incyte , fuel injection system , System Design Kit , micro-controllers , ARM , Balasubramanian

System, PCB, & Package Design 

What's Good About Allegro PCB Editor PDF Publisher? See for Yourself in 16.5!

Starting with release 16.5, it is possible to export data from Allegro PCB Editor…

• 2 min read
PCB , PCB Layout and routing , Allegro GUI , PDF , artwork , property , Allegro 16.5 , SPB , PDF Publisher , PCB Editor , Layout , design , PCB design , Grzenia , SPB16.5 , Allegro PCB Editor , Allegro

Verification

Shameless Promotion: Free Club Formal San Jose (with Lunch) on Wednesday 10/17

Please join Team Verify and other design and verification engineers at the next …

• 1 min read
ABV , Formal Analysis , formal , formal apps , Vigyan Singhal , Chris Komar , Oski Technology , Club Formal

Verification

iPhone5 Differentiation is Chip Design

In case you may have missed it, Apple recently launched a new iPhone. As per the…

• 5 min read
High-Level Synthesis , Apple , TLM , RTL , android , iPhone5 , Samsung , SoC , C-to-Silicon , software , smartphones , ARM , ESL , iPhone , Audience
CDNS - Fix Layout Hompage