Community

The DDR PHY Interface (DFI) protocol specifies the signals, timing parameters, and configurable options necessary for the transfer of command information and data across the DFI, facilitating communication between the DDR memory controller (MC) and the DDR PHY (PHY). Programmable parameters are system-defined or provided by either the MC or PHY and are set within the MC and/or PHY as required. The DFI 6 protocol is applicable…

Non-Volatile Memory Express (NVMe) has become the dominant protocol for high-performance storage across client SSDs, enterprise drives, and hyperscale data centers. With NVMe 2.0, the specification expands beyond traditional block-based SSD access with new command sets, broader media support, improved transport organization, and enhancements for modern deployments. This post explores what is new in NVMe 2.0, why these…

USB4 systems rely on retimers to enable reliable high-speed communication across complex topologies where maintaining signal integrity over extended channels is a significant challenge. Retimers act as intermediate elements that restore signal quality at each hop by performing clock and data recovery (CDR) and retransmitting a clean, regenerated signal.

The USB4 link bring-up process follows a structured sequence from…

In modern SoC design, advanced low-power techniques such as dynamic voltage and frequency scaling, fine-grained power gating, multiple voltage domains, and state retention introduce additional logic and complexity to the chip. Unified Power Format (UPF) or Common Power Format (CPF) files are used to capture the design's "power intent"—describing power domains, power states…