Find Other Members ►

Get email delivery of the Cadence blog (individual posts).

Community

Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

Breakfast Bytes: Why Create an SoC?

Paul McLellan

I've been in the semiconductor and EDA industries for nearly forty years. One thing I've noticed that hasn't changed is that we love our chips and the tools to design them. Designing a chip that is a perfect match to a unique purpose is ...
- 11 May 2020
Breakfast Bytes: Sunday Brunch Video for 10th May 2020

Paul McLellan

https://youtu.be/feK4sISKChA Made on Communication Hill, San Jose (camera Carey Guo) Monday: Signoff in the Cloud Tuesday: Wally Rhines: Predicting Semiconductor Business Trends After Moore's Law Wednesday: Computational Software: A New...
- 10 May 2020
System, PCB, & Package Design : BoardSurfers: Training Insights: Placing Parts Manually Using Design for Assembly (DFA) Rules

Shreyansh

So, what if you can figure out all that can go wrong when your product is being assembled early on? Not guess but know and correct at an early stage – not wait for the fabricator or manufacturer to send you a long report of what needs to change. That’s why Design for Assembly (DFA) rules
- 8 May 2020
Breakfast Bytes: Hearables and Earbuds

Paul McLellan

Do you have a set of Bluetooth earbuds yet? If not, you will. The iPhone was the first to kill the ubiquitous 3.5mm headphone jack, but many other manufacturers have quietly followed. Of course, various wired adapters are available, but the replacem...
- 8 May 2020
Life at Cadence: Creative Ideas at Work Can Play a Big Part in Difficult Times

Neil Zaman

In the blink of an eye, we entered into a new, virtual reality, and the rapidly shifting landscape is testing us in ways we never could have imagined. Our employees are stepping up and showing their best attributes. They’ve been sharply focused...
- 7 May 2020
Breakfast Bytes: 2G: Mobile Goes Digital

Paul McLellan

In last week's post, 1G Mobile: AMPS, TOPS, C-450, Radiocom 2000, and All Those Japanese Ones. I covered 1G mobile, the first analog standards. Then we went digital. 2G The Nordic countries started work on an all-digital standard to replace NMT...
- 7 May 2020
System, PCB, & Package Design : IC Packagers: Advanced In-Design Symbol Editing

Tyler

We have talked about aspects of the in-design symbol edit application mode in the past. This is the environment specific to the Allegro Package Designer layout tools allowing you to work on symbol definitions directly in the context of your layout de...
- 6 May 2020
Breakfast Bytes: Computational Software: A New Paradigm for EDA Tools

Paul McLellan

Cadence has a new white paper out on Computational Software. I've written on these topics in Breakfast Bytes, most recently in the posts: Computational Software System Analysis: Computational Software at Scale To set the scene, here is the a...
- 6 May 2020
Breakfast Bytes: Wally Rhines: Predicting Semiconductor Business Trends After Moore's Law

Paul McLellan

I recently attended a webinar presented by Wally Rhines about his new book, Predicting Semiconductor Business Trends After Moore's Law. Wally was the CEO of Mentor, as you probably know. Now he has the title of CEO Emeritus, something I've n...
- 5 May 2020
Breakfast Bytes: Signoff in the Cloud

Paul McLellan

Here's a nightmare. You sign off your design with the usual margins. It is a 7nm chip that is meant to run at 3GHz. But it only runs at 2.7GHz. You get Cadence to help you work out what is going on. It turns out that it is due to a critical path...
- 4 May 2020
Breakfast Bytes: Sunday Brunch Video for 3rd May 2020

Paul McLellan

www.youtube.com/watch Made on my balcony (camera Carey Guo) Monday: EDA101 Video Tuesday: Weekend Update Wednesday: RAMAC Park and the Origin of the Disk Drive Thursday: 1G Mobile: AMPS, TOPS, C-450, Radiocom 2000, and All Those Japane...
- 3 May 2020
System, PCB, & Package Design : 2019 HF1 Release for Clarity, Celsius, and Sigrity Tools Now Available

SigrityReleaseTeam

The 2019 HF1 production release for Clarity, Celsius, and Sigrity Tools is now available for download at Cadence Downloads. SIGRITY2019 HF1 For information about supported platforms, compatibility with other Cadence tools, and details of key issu...
- 1 May 2020
Breakfast Bytes: Linley Processor Conference 2020 Keynote

Paul McLellan

The Linley Processor Conference always opens with a keynote by Linley Gwenapp giving an overview of processors in whatever is the hottest area. Most of the other presentations during the conference tend to be in the hottest area, so it sets a contex...
- 1 May 2020
Analog/Custom Design: Start Your Engines: AMSD Flex – Your Instant Access to Latest Spectre Features!

Andre Baguenie

This blog talks about how to enable the AMS Designer flex mode.
- 30 Apr 2020
Digital Design: Library Characterization Tidbits: Recharacterize What Matters - Save Time!

AbhaRawat

Read how the Cadence Liberate Characterization solution effectively enables you to characterize only the failed or new arcs of a standard cell.
- 30 Apr 2020
Analog/Custom Design: Virtuosity: Can You Build Lego Masterpieces with All Blocks of One Size?

KomalJohar

The way you need blocks of different sizes and styles to build great Lego masterpieces, a complex WSP-based design requires stitching together routing regions with multiple patterns that follow different WSSPDef periods. Let's see how you can achieve this.
- 30 Apr 2020
Verification: Specman’s Callback Coverage API

teamspecman

Our customers’ tests have become more complex, longer, and consume more resources than before. This increases the need to optimize the regression while not compromising on coverage.

Some advanced customers of Specman use Machine Learning based solutions to optimize the regressions while some use simpler solutions. Based on a request of an advanced customer, we added a new Coverage API in Specman 19.09 called Co…
- 30 Apr 2020
定制IC芯片设计 : Virtuoso视频日记：Multi-Technology Simulation - 改变带来更好的体验

Udit Rajput

如果您在单个芯片上设计了具有不同工艺流程的多个电路，则很可能已使用我们的Multi-Technology Simulation（MTS）功能对其进行了仿真。而且，如果您最近使用过它，您会注意到的“Choosing Simulator form”表单上不再存在“Multi-Technology Simulation”选项。哪里去了？嗯，它不仅有了一个新地址，而且还有了一个新名称。新地址：MTS Options Form新名称：Enable loca...
- 30 Apr 2020
Breakfast Bytes: 1G Mobile: AMPS, TOPS, C-450, Radiocom 2000, and All Those Japanese Ones

Paul McLellan

You can't read anything about technology these days without reading about 5G. But before there was 5G, there was 4G. And before that 3G, 2G, and 1G. A 0G even. For the next few Thursdays, Breakfast Bytes will be taking a look at the history...
- 30 Apr 2020
Whiteboard Wednesdays: Whiteboard Wednesdays - Low Power SoC Design with High-Level Synthesis

References4U

In this week’s Whiteboard Wednesdays video, Dave Apte discusses how to create the lowest power design possible by using architectural exploration and Cadence’s Stratus HLS solution.

https://youtu.be/13aRa_6IV9g
- 29 Apr 2020
The India Circuit: My Journey - From a Layout Designer to an Application Engineer

Ishita

Today, we are living in the era where whatever we think of as an idea is not far from being implemented…thanks to machine learning (ML) and artificial intelligence (AI) entering into the semiconductor industry. In this blog, I want to share my...
- 29 Apr 2020
Breakfast Bytes: RAMAC Park and the Origin of the Disk Drive

Paul McLellan

Did you know that there is a park in San Jose named after a disk drive? Actually, technically it is named after the first computer that used disk drives. You couldn't just go and buy a disk drive peripheral on its own. We're talking about 19...
- 29 Apr 2020
System, PCB, & Package Design : IC Packagers: Shape Connectivity in the Allegro Data Model

Tyler

Those who work in the IC Packaging design space have some unique challenges. We bridge between the IC design world (90/45-degree traces with rectangular and octagonal pins) and the PCB domain (any-angle routing, filled planes, and a multitude of pad ...
- 28 Apr 2020
System, PCB, & Package Design : BoardSurfers: Allegro In-Design Impedance Analysis: Screen your Routed Design Quickly

Shirin Farrahi

Have you ever manufactured a printed circuit board (PCB) without analyzing all the routed signal traces? Most designers will say “yes, all the time.” Trace widths and spacing are set by constraints, and many designers simply don’t h...
- 28 Apr 2020
Breakfast Bytes: Weekend Update

Paul McLellan

Okay, it's not the weekend, and this isn't Saturday Night Live. But it is an update. With only a handful of exceptions, I write one post per day of around a thousand words. That gives me a problem as to how to update the story when new infor...
- 28 Apr 2020

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.