• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • PCB、IC封装:设计与仿真分析: 2022 PCB网课 | Allegro PCB进阶设计系列课程

    TeamAllegro
    TeamAllegro
    成为资深PCB工程师必备的能力,是面对复杂设计时,从容地做好前期规划(规则框架、布局规划、布线规划),并凭借对于工具的熟悉度,有效落实这些规划。如此,才能在追求PCB板体积更小、密度更大、交付时间更紧迫的行业现况中脱颖而出。 “Allegro PCB进阶设计” 系列课程的设计,旨在帮助希望成长为资深工程师的学员们,通过设计实例系统学习、高效达标。让我们一起来弯道超车吧! 识别下图二维码,免费报名参加直播或观看录播回放: space 欢迎订阅“PCB、IC封...
    • 16 Jun 2022
  • Breakfast Bytes: Offtopic: The Mini

    Paul McLellan
    Paul McLellan
    Today is the last day before a break so I'm going off topic as usual. Tomorrow is a Cadence Global Recharge Day (all of Cadence is shut down) and Monday is Juneteenth (a U.S. federal holiday as of last year). If you watch the Sunday Brunch videos I m...
    • 16 Jun 2022
  • カスタムIC/ミックスシグナル: Spectre Tech Tips: Spectre Xシミュレーションのパフォーマンスを向上させる方法

    Custom IC Japan
    Custom IC Japan
    シミュレーションのパフォーマンスは、チップの設計、検証、およびサインオフに必要な時間の重要な要素の一つです。シミュレーションが効率的であるほど、テープアウトに必要なリソースと所要時間は少なくなります。シミュレーションパフォーマンスを最適化する方法について設計者の意識を高めることで、設計チームの生産性が大幅に向上し、ライセンスの使用量やコンピューティング・ファームの要件に至るまで、設計全体のリソースを効率的に使用できるようになります。 設計段階と検証段階では、シミュレーションの精度とパフォーマンス...
    • 15 Jun 2022
  • Breakfast Bytes: HOT CHIPS 34 Preview

    Paul McLellan
    Paul McLellan
    Every Summer, one of the most interesting conferences I attend is HOT CHIPS. Often the presentations themselves are interesting since they describe some of the highest-performance chips that are either recently shipping or soon to be shipping. But a...
    • 15 Jun 2022
  • PCB、IC封装:设计与仿真分析: 汽车行业新标准:ISO 21434

    SDA China
    SDA China
    本文翻译自Cadence “Breakfast Bytes Blogs”专栏作者Paul McLellan文章“Have You Heard of ISO 21434? You Will”。 space 相信不少人都已熟知汽车行业的ISO 26262标准,这是一项有关汽车电气和(或)电子(E/E)系统功能安全的国际标准。如需了解详细信息,请参阅: 汽车行业合规与功能安全指南:ISO2626 标准出台十周年 ISO 21434 ISO 26262...
    • 14 Jun 2022
  • Breakfast Bytes: CadenceLIVE Silicon Valley 2022

    Paul McLellan
    Paul McLellan
    CadenceLIVE Silicon Valley took place last week. It turned out to be the second in-person event that I attended that week since I was also at the first couple of days of the RSA Conference up in San Francisco. It was good to escape from sitting in fr...
    • 14 Jun 2022
  • Verification: Quest for Bugs – The Constrained-Random Predicament

    Anika Sunda
    Anika Sunda
    Optimize Regression Suite, Accelerate Coverage Closure, and Increase hit count of rare bins using Xcelium Machine Learning. It is easy to use and has no learning curve for existing Xcelium customers. Xcelium Machine Learning Technology helps you discover hidden bugs when used early in your design verification cycle.
    • 14 Jun 2022
  • Breakfast Bytes: RSAC 2022: The Cryptographer's Panel

    Paul McLellan
    Paul McLellan
    The biggest security conference in the world is RSAC, held in San Francisco. It fills all three buildings of the Moscone Center. Some of the monitors around display some interesting statistics, such as the over 400 exhibitors shipped over 225 tons to...
    • 13 Jun 2022
  • Insights on Automotive Industry with Kumar

    Computational Fluid Dynamics: Insights on Automotive Industry with Kumar

    Veena Parthan
    Veena Parthan
    Get insights into the changes happening in the automotive industry and the role of simulation in system design integration and optimization with Kumar Srinivasan, Sr. Technical Director responsible for CFD Solutions at Cadence.
    • 12 Jun 2022
  • Breakfast Bytes: Optimal Design of High-Speed Flexible Interconnectors Using Deep Learning

    Paul McLellan
    Paul McLellan
    At the recent DesignCon 2022, Kyle Chen of Microsoft and Suomin Cui of Cadence jointly presented Optimal Design of High-Speed Flexible Interconnectors by Applying DL Optimization and 3D Electromagnetic Solvers. Kyle is an SI/PI engineer for mixed rea...
    • 10 Jun 2022
  • Breakfast Bytes: Optimality Intelligent System Explorer

    Paul McLellan
    Paul McLellan
    As a kid, I remember reading something that passed for a joke: We are leaving the push-button age, and entering the age where the buttons push themselves. If you look at developments in advanced driver assistance systems (ADAS) and autonomous driv...
    • 9 Jun 2022
  • Analog/Custom Design: Virtuosity: Reliability Analysis Report-Reliable Results Made Interactive

    Udit Rajput
    Udit Rajput
    Read through this blog to know more about the new Reliability Report view in Virtuoso ADE Assembler and Virtuoso ADE Explorer.
    • 9 Jun 2022
  • Breakfast Bytes: Cadence OnCloud SaaS and e-Commerce Platform, the Next Step of Cadence's Cloud Journey

    Paul McLellan
    Paul McLellan
    Today at CadenceLIVE Silicon Valley, Anirudh Devgan, Cadence's CEO, announced the OnCloud SaaS and e-Commerce Platform (or Cadence OnCloud to its friends) during his keynote. I recently wrote about the long history of Cadence Cloud in my po...
    • 8 Jun 2022
  • PCB設計/ICパッケージ設計: ASCENT: 進化するライブラリに合わせてデザインを管理する

    SPB Japan
    SPB Japan
    パーツは PCB デザインの基本的な要素です。デザインに含まれるパーツとそのグラフィック、電気的特性、パーツ定義情報を、アップデートされていく最新ライブラリの内容に合わせることは大変重要です。回路図ライブラリは、最新の技術進歩や安全規格の改版に加え、企業固有のパーツ属性、例えばリードタイムやコスト、ライフサイクルなどに基づいて継続的に更新されます。定期的あるいはより急速に進化するライブラリと連動し、設計進行中のデザインに対して最新のパーツ情報による更新を正確かつ自動的に行う必要があります。 &n...
    • 8 Jun 2022
  • System, PCB, & Package Design : BoardSurfers: Training Insights: Speed Up the Design Process in Allegro PCB Editor Using Shortcut Keys

    Dhruv Prakash
    Dhruv Prakash
    You can customize your Allegro® PCB Editor design environment to work around repetitive design tasks using aliases and shortcut keys. These are the shorthand of commands or keys that trigger a tool command or a sequence of commands, which would ...
    • 8 Jun 2022
  • System, PCB, & Package Design : Conquer SI/PI Challenges and Reduce Time to Signoff for PCIe 6.0

    Sherry Hess
    Sherry Hess
    The peripheral component interconnect express (PCIe) high-speed interface has become the standard interface for computer expansion cards for graphics, solid-state drives, etc. due to its high bandwidth combined with manageable component costs. Watch this on-demand webinar to learn how Sigrity X enables first-pass design success.
    • 7 Jun 2022
  • System, PCB, & Package Design : Elevating Analysis and Optimization Across Disciplines to New Productivity Levels Using AI/ML

    fschirrmeister
    fschirrmeister
    During the launch preparation of our latest set of AI/ML-enabled offerings, I heard a term that sounded vaguely familiar—"multidisciplinary design analysis and optimization," or MDAO. In my role leading the vertical and horizontal sol...
    • 7 Jun 2022
  • Verification: Modeling Configuration in PSS (Portable Stimulus)

    Efrat
    Efrat
    Design patterns for modeling configuration and reconfiguration in PSS (Portable Stimulus)
    • 7 Jun 2022
  • Breakfast Bytes: Fabless: The Transformation of the Semiconductor Industry and How I Wrote the Book

    Paul McLellan
    Paul McLellan
    Tomorrow it is CadenceLIVE Silicon Valley. If you are attending, I will be there giving away copies of Cadence's latest book, which I wrote along with Frank Schirrmeister, with editing by Tanushri Shah. For details of the book, see my recentish ...
    • 7 Jun 2022
  • Breakfast Bytes: Khronos: Open Standards Powering the Future of Embedded Vision

    Paul McLellan
    Paul McLellan
    At the recent Embedded Vision Summit, one of the presentations was by Neil Trevett of The Khronos Group. This is a standardization body and is a non-profit. He said that his day job is at NVIDIA. It has been creating standards for 20 years with a foc...
    • 6 Jun 2022
  • Best Weekend with McLaren at Indy 500 and Monaco Grand Prix

    Computational Fluid Dynamics: Best Weekend with McLaren at Indy 500 and Monaco Grand Prix

    Veena Parthan
    Veena Parthan
    Indulge yourself into motorsport racing with some info on McLaren racing, the technical difference between the Indy and the Formula One cars', results from this weekend's racing events, and insights on how Fidelity CFD solutions can help improve the aerodynamic performance of these racing cars.
    • 5 Jun 2022
  • Analog/Custom Design: Training Insights: Three Things You Can Do Now to Sharpen Your Digital Implementation Know-How

    VNelson
    VNelson
    The three-day Virtuoso Digital Implementation online training course can get you up to speed on the product. If you pass the exam for the course, you will receive a badge which you can display on LinkedIn.
    • 3 Jun 2022
  • カスタムIC/ミックスシグナル: Virtuosity: カスタムIC設計フロー/手法 – 回路レイアウト

    Custom IC Japan
    Custom IC Japan
    カスタム/ミックスドシグナル設計における現在の課題は、高速でシリコン精度の高い手法を持つことです。このブログ・シリーズでは、カスタムICの設計フローと手法の段階についてご紹介します。この手法は、設計プロセスを通じてスピードとシリコン精度を最大化することで、これらのIC設計の作成における予測可能性という主要な課題に直接対処します。また、この手法は、アナログ、カスタム・デジタル、RFの主要な設計領域をカバーし、デジタル・スタンダードセル・ブロックとの統合をサポートします。 Design Flow S...
    • 2 Jun 2022
  • Discover What's New in the Latest Release of Cadence Fidelity CFD

    Computational Fluid Dynamics: Discover What's New in the Latest Release of Cadence Fidelity CFD

    AnneMarie CFD
    AnneMarie CFD
    Cadence releases Fidelity CFD version 2022.1, with many new features to speed up and streamline your workflow for highly accurate performance simulation of multiphysics systems.
    • 2 Jun 2022
  • System, PCB, & Package Design : This Month in IDA

    Sherry Hess
    Sherry Hess
    This month in IDA covers many blogs, both written and video format, that cover thermal analysis, RF and microwave design as well as system design and analysis solutions.
    • 1 Jun 2022
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information