Find Other Members ►

Get email delivery of the Cadence blog (individual posts).

Community

Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

System, PCB, & Package Design : Cadence OrCAD and Allegro 17.4-2019 HotFix SPB17.40.013 is Now Available

AllegroReleaseTeam

The HotFix 013 (QIR 2, indicated as 2021 in the application splash screens) update for OrCAD® and Allegro® is now available at Cadence Downloads. This blog post contains important links for accessing this update and introduces some of the mai...
- 8 Jan 2021
Breakfast Bytes: Breakfast Nibbles 2021: Predictions for the Year, part 3

Paul McLellan

The first part of my predictions for 2021 was two days ago, and the second part was yesterday. Process Everything in the first two posts has been driven by markets, not the basic technology. But the semiconductor industry's dynamo is the process ...
- 8 Jan 2021
PCB設計／ICパッケージ設計: (P)SpiceItUp: PSpice A/Dを用いた設計の検証と最適化

SPB Japan

PSpice® A/Dは、OrCAD®およびAllegro®ツールと統合が可能なフル機能のアナログ／ミックスシグナル用シミュレーターです。PSpice A/Dを用いることで、デザインの機能と信頼性を向上させ、フィルター、アンプ、リニア、スイッチモード電源などの設計コンポーネントの電気的性能を検証することもできます。これにより、高周波システムから低電力ICに至るまでのデザインを調査およびテストできます。それだけでなく、リニアおよびミックスシグナル設計に対して厳密な検証およ...
- 7 Jan 2021
Verification: Higher FLASH Throughput for Your Next SoC Design

Chetans

Memory is an important part of every electronic system, still it is increasingly becoming a performance bottleneck. While NAND flash is primarily important in consumer and computing applications, there was no standard to help designers integrate NAND...
- 7 Jan 2021
Breakfast Bytes: Breakfast Nibbles 2021: Predictions for the Year, part 2

Paul McLellan

The first half of my predictions for 2021 was yesterday. You should probably start there if you ended up here without having read it. Automotive This seems like this is going to be the year that autonomous vehicles start to go somewhat mainstream. No...
- 7 Jan 2021
Breakfast Bytes: Breakfast Nibbles 2021: Predictions for the Year, part 1

Paul McLellan

It's 2021 finally. Although 2020 was actually a good year for the semiconductor industry, and for Cadence in particular, for many it was not (such as my daughter, son-in-law, and daughter-in-law, who all work in some way in food and beverage). So let...
- 6 Jan 2021
Breakfast Bytes: The Biggest Security Breach Ever

Paul McLellan

Over the Christmas break, the biggest security breach ever came to light. It is assumed to be instigated by a foreign entity. As you know, my security go-to guy is Bruce Schneier. See for example my posts RSA: Bruce Schneier or Encryption: Why B...
- 5 Jan 2021
Digital Design: All You Need to Know about Application Engineering in EDA

Pankaj Khandelwal

"How many tape-outs have you done?"

asked the design manager of a semiconductor company. My colleague and I were on a call with him to walk him through an implementation training agenda. He further explained the intent of the question

“I am looking for trainer who has hands-on experience in implementing design. I want the training to be more design challenge oriented rather than just talking about command and…
- 4 Jan 2021
Digital Design: Voltus Voice: Power Integrity and Signoff in 2020 – A Jog Down Memory Lane

Priya E Joseph

Voltus^TM IC Power Integrity Solution is a power integrity and analysis signoff solution that is integrated with the full suite of design implementation and signoff tools of Cadence to deliver the industry’s fastest design closure flow. The aim of this blog series is to broadcast the voices of different experts on how design engineers can effectively use the diverse Voltus technologies to achieve high-performance, accuracy…
- 30 Dec 2020
Analog/Custom Design: Start Your Engines: Mixed-Signal Modeling Best Practices for Converting a Real Number Signal to Electrical

Andre Baguenie

In my previous post, I explained the three methods to convert an electrical signal to a real number. In this post, I will cover the methods to convert a real number signal to an electrical signal in your design.
- 30 Dec 2020
Breakfast Bytes: DATE 2021: A Virtual Event in the First Week of February

Paul McLellan

Design and Test Europe, normally known as just DATE, is coming up in the first week of February. Note that this is a month earlier than usual, the 1st to the 5th of February. The entire program is now available. Or the programme as the DATE website h...
- 27 Dec 2020
System, PCB, & Package Design : The Year That Was: Cadence PCB Design Blogs in 2020

Auromala

And what a year it has been! Like many of you, we've worked from home. We juggled house and office work, washed our hands innumerable times a day, rinsed every grape before putting it in the fridge, and scrambled to look presentable in conference...
- 24 Dec 2020
System, PCB, & Package Design : The Year That Was: Cadence IC Packaging and SiP Blogs in 2020

Auromala

And so, here we are at the end of the year. I do hope that our weekly IC posts livened up 2020's groundhog days full of online meetings, washing up, and frantic searches for an Icelandic crime series you haven't yet watched! As we take stock ...
- 24 Dec 2020
カスタムIC／ミックスシグナル: Virtuoso Video Diary: Voltus-Fiの最新機能トップ5の手引き

Custom IC Japan

Voltus-FiはEDA業界で広く使用されているツールで、トランジスタ設計のマルチ・モード・シミュレーション・エレクトロマイグレーションと電圧降下解析など、トランジスタ・レベルのパワー・インテグリティ解析を実行します。Voltus-Fiを他のいくつかのケイデンス・ツールと組み合わせて使用することで、業界最速のデザイン・クロージャ―・フローが実現します。現在のところ、Voltus-Fiは、この大きなフットプリントを持つツールに期待される多くの機能を備えています。すべてのリリースで、Voltus...
- 23 Dec 2020
PCB設計／ICパッケージ設計: IC Packagers: Allegro Package Designerと3D DXF

SPB Japan

皆さん、こんにちは。17.4リリースの次のメジャーアップデートに向けて、チームは今、非常に忙しくしています！新しいアップデート、拡張機能、バグ修正に、皆さんにも私たちと同じようにわくわくしていただければ幸いです。しかし、それまでは、皆さんがご存知ないかもしれないAllegro Package Designerツール機能がまだ数多くありますので、それらを紹介させてください。今日は、エクスポート可能な3Dフォーマットについて説明します。多くの方がSTEPモデルに精通しており（完成したパッケージレイ...
- 22 Dec 2020
カスタムIC／ミックスシグナル: Virtuoso Meets Maxwell: 標準ライブラリコンポーネントの定義

Custom IC Japan

'Virtuoso Meets Maxwell' はVirtuoso RFソリューションとVirtuoso MultiTechの機能及びその潜在能力の紹介を目的としたブログの連載です。ではどのようにVirtuosoがMaxwellと出会うのでしょうか。現在、VirtuosoプラットフォームはRF設計をサポートしており、RF設計者は物理的な放射の影響をマクスウェルの方程式で測ります。この連載では、有益なソフトウェアの改善点にスポットを当てて解説するだけでなく、VirtuosoのIC...
- 22 Dec 2020
RF /マイクロ波設計: Cadence AWR Design Environment E-ニュースレター(2020年12月)

RF Design Japan

　日本語翻訳版をお届けします。ぜひ最新の製品に関する最新の情報をご確認ください。このニュースレターの英語版はこちらです。 Cadence AWR Design Environment E-ニュースレターの購読はこちらからご登録下さい。 2020年12月 E-ニュースレター Cadence AWR ソフトウェアプラットフォーム最新のリリース AWR Design Environment V15.03 リリース　Cadence® AWR Design Environm...
- 22 Dec 2020
System, PCB, & Package Design : IC Packagers: Copying Objects across Layers and Classes

Tyler

Some items are useless on multiple levels. The most common multi-class pairing is probably the package substrate outline and the route/component keep-in shapes. Since it’s unwise to route or place anything off the edge of the world, it is impor...
- 22 Dec 2020
System, PCB, & Package Design : (P)SpiceItUp: Five Ways of Finding the Right PSpice A/D Component

Shailly

When you are designing a schematic, you want to focus on the accuracy and performance of the circuit, and not spend time looking for and comparing various components on vendor websites. The integrated part search and placement feature in the OrCAD&re...
- 22 Dec 2020
カスタムIC／ミックスシグナル: Virtuosity: Conserve Power— インデザイン・チェックの実行

Custom IC Japan

Conserve Powerは、ローパワー検証の世界を垣間見ることができるブログ・シリーズです。デザインのパワーインテントを指定し管理することができるVirtuoso Power Managerの機能と可能性をご紹介します。今後のこのミニ・シリーズの投稿にご注目ください。 Virtuoso Power Managerの前置きとVirtuoso Power Managerのセットアップのブログでは、紹介とVirtuoso Power Managerを実行するための正しいセットアップに焦点をあてまし...
- 21 Dec 2020
RF /マイクロ波設計: 2021年1月オンラインワークショップ - 増幅器設計の機能を体験

RF Design Japan

2021年1月オンラインワークショップケイデンスオンラインセミナーでは、高周波設計のソリューションを定期的に紹介しています。今回はソフトウェアを利用しながら、パワーアンプの設計で利用できる機能を体験頂けます。その中で高周波動作部品から通信システム全般まで、設計を合理化するためのソリューションを紹介します。日時: 2021年1月28日（木曜日） 10:00-12:00 対象: RF /高周波設計に携わるエンジニアの皆様詳細については、下記をご覧下さい...
- 20 Dec 2020
Breakfast Bytes: Off Topic: "Beam Me Up, Scotty" and Other Things Nobody Said

Paul McLellan

This is my end-of-year off-topic holiday post, traditional before a break or a holiday. Breakfast Bytes will be on hiatus until January 4. Let's hope 2021 is better than 2020, although for EDA, semiconductor, and electronics in general, 2020 was ...
- 18 Dec 2020
カスタムIC／ミックスシグナル: Virtuoso Video Diary: デジタル信号のユーザビリティ改善

Custom IC Japan

私達は、ユーザビリティに対してのアイデアが製品を使いやすく、アクセスをさらに容易にし、視覚的に魅力的なものにする世界に住んでいます。製品の使いやすさを向上させるために、私達は絶え間ない努力を行っています。毎月ここに投稿するVirtuoso® Visualization and Analysis XLのユーザビリティ改善に注目してください。最近の数回のリリースに渡って、デジタル信号のプロット方法を改善してきました。また、新しいフォームを導入し、ニーモニックを追加して、デジタルバスのさまざ...
- 17 Dec 2020
Digital Design: Do You Know Multibit Cells Could Help You Reduce Clock-Tree Power and Alleviate Wiring Congestion in the Clock Path?

MJ Cad

Hi everyone,

Searching for yet another method to improve the QoR of your design? What about taking advantage of the improvements in area and power that the Multibit Cell Inferencing (MBCI) flow provides?

Merging to multibit cells refers to the merging of the individual register bits from the same or different bus into multibit cell instances. That way, a single clock pin can be used to trigger all register bits in the…
- 17 Dec 2020
Breakfast Bytes: Breakfast Nibbles: How Did My 2020 Predictions Turn Out?

Paul McLellan

Every year I make a few predictions about trends for the coming year. I will be doing 2021 sometime in January. In the meantime, let's look at how my 2020 predictions fared. Needless to say, I did not predict a pandemic, but that has had a surpri...
- 17 Dec 2020

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.