• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • bed-of-nails_clamshell_tester

    System, PCB, & Package Design : BoardSurfers: How Many Test Points are Enough for Effective In-Circuit Testing?

    John T
    John T
    Many PCB engineers have nightmares about retrofitting test point pads into their perfectly arranged designs following a final review with senior experts. When I started my journey in PCB design many years ago, the internal design rules document state...
    • 16 Jan 2025
  • AMBA LTI Verification IP for Arm System MMU

    Verification: AMBA LTI Verification IP for Arm System MMU

    Ravi Vora
    Ravi Vora

    The AMBA LTI (Local Translation Interface) defines the point-to-point protocol between an I/O device and the TLBU (Translation Buffer Unit) of an Arm System Memory Management (SMMU). The LTI protocol is used by systems built based on the Arm System SMMUv3 architecture specification.

    The LTI protocol defines three different channels to request a translation for each transaction coming from an I/O Device. Additionally,…

    • 15 Jan 2025
  • Cadence tools and QSoC design

    Digital Design: The Quantum Leap: Equal1 Leverages Cadence Tools for QSoC Design

    Vinod Khera
    Vinod Khera
    In today's fast-paced world, the rise of artificial intelligence (AI) is driving skyrocketing expectations for high-performance computing (HPC). To address the expectations, we must overcome complex technical challenges and design and deliver th...
    • 15 Jan 2025
  • Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems

    Verification: Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems

    Rajneesh Chauhan
    Rajneesh Chauhan

    As technology continues to advance, so do the ways we connect and manage memory and devices in our computing systems. The latest version of Compute Express Link (CXL) 3.1 introduces a feature known as extended metadata. This feature brings significant improvements to how memory transactions are handled, leading to better performance and efficiency. Let's break down what extended metadata is, why it's important, and how…

    • 14 Jan 2025
  • Is Liquid Cooling the Future of Your Data Center?

    Data Center: Is Liquid Cooling the Future of Your Data Center?

    Veena Parthan
    Veena Parthan
    Data centers are increasingly facing challenges due to rising energy costs and the complexities of obtaining necessary approvals. To address these issues, liquid cooling technology emerges as a viable solution, particularly catering to the demands of high-density computing.
    • 13 Jan 2025
  • Overcoming the Challenges of Transonic Aeroelasticity

    Physical Systems Simulation (CAE): Overcoming the Challenges of Transonic Aeroelasticity

    Cadence MSC Software
    Cadence MSC Software
    This page was originally published as a part of Hexagon's Design and Engineering blog. Hexagon Design and Engineering is now a part of Cadence. Designing and building vehicles for flight is not without significant challenges, and while defying t...
    • 10 Jan 2025
  • Embarking on the Future of Automotive: A Webinar Series Not to Be Missed

    Corporate News: Embarking on the Future of Automotive: A Webinar Series Not to Be Missed

    Corporate
    Corporate
    The automotive industry is fast-moving, with advancements in autonomous and electric vehicles steering us toward a not-so-distant future. To navigate this rapidly evolving landscape, understanding the latest trends and tools has never been more cruci...
    • 10 Jan 2025
  • Boosting Layout Productivity: Unlocking the Power of Virtuoso Studio Features

    Analog/Custom Design: Boosting Layout Productivity: Unlocking the Power of Virtuoso Studio Features

    rbaby
    rbaby
    In this Knowledge Booster blog, you will explore how to do layout design tasks using the latest features available in the Virtuoso Studio platform.
    • 9 Jan 2025
  • eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview

    SoC and IP: eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview

    DavidShin
    DavidShin

    When developing system-on-chip (SoC) solutions, the key features often minimize size, maximize performance, and achieve low power consumption while decreasing costs. These requirements are true for most industries, including AI-powered consumer devices, energy-intensive data centers, cloud-based enterprise systems, and smart autonomous vehicles. To meet these stringent requirements, selecting the right interface IP under…

    • 9 Jan 2025
  • Cadence Nominated for the 3InCites "Best Place to Work 2025" Award

    Corporate News: Cadence Nominated for the 3InCites "Best Place to Work 2025" Award

    Corporate
    Corporate
    Cadence has been nominated for the 3DInCites "Best Place to Work" award for 2025! This recognition underscores our ongoing commitment to creating an empowering workplace that inspires our employees to deliver their best, support their growt...
    • 8 Jan 2025
  • Moving Beyond Silicon

    Corporate News: Moving Beyond Silicon

    Reela Samuel
    Reela Samuel
    Technology has come a long way, shaping our lives with incredible precision and efficiency. Every gadget, from smartphones to electric vehicles, carries the beating heart of silicon—a material that has been the backbone of modern electronics f...
    • 8 Jan 2025
  • Investing in Innovation — Student Design Teams

    Academic Network: Investing in Innovation — Student Design Teams

    Kira Jones
    Kira Jones
    Student teams working together to tackle technical challenges and find innovative solutions are the future of the electronics industry. That’s why the Cadence Academic Network is committed to providing the tools and training needed to accelerat...
    • 7 Jan 2025
  • Accelerating Design in Collaboration with NVIDIA at CES 2025

    Corporate News: Accelerating Design in Collaboration with NVIDIA at CES 2025

    Corporate
    Corporate
    The stage is set for CES 2025, the world's premier gathering for technology innovation. This year, it promises to be a show like no other, showcasing groundbreaking advancements in artificial intelligence (AI), connectivity, and next-generation d...
    • 6 Jan 2025
  • Reflecting and Connecting: Highlights from Our America's Women@Cadence Group

    Life at Cadence: Reflecting and Connecting: Highlights from Our America's Women@Cadence Group

    Yesenia Carrillo
    Yesenia Carrillo
    The Women@Cadence Program aims to provide a safe space for women to share experiences, mentor one another, and create opportunities for professional and personal growth. With a global presence, this initiative amplifies women's voices every...
    • 6 Jan 2025
  • Cadence Collaborates with TSMC to Shape the Future of 3D-IC

    Corporate News: Cadence Collaborates with TSMC to Shape the Future of 3D-IC

    Corporate
    Corporate
    The rapid evolution of artificial intelligence (AI) has positioned it as a driving force in today's semiconductor industry. With the insatiable demand for AI-driven computation and memory-heavy applications, traditional monolithic designs are str...
    • 6 Jan 2025
  • Innovation in 2024: Designed with Cadence

    Corporate News: Innovation in 2024: Designed with Cadence

    Tanushri Shah
    Tanushri Shah
    2024 has been a pivotal year for the semiconductor industry. It goes without saying that chips are all around us, from our phones to our fridges. Of course, all chips aren’t made equal; they are designed differently based on what’s requir...
    • 27 Dec 2024
  • Virtuoso Studio: レイアウトの断面を表示するCross Section Viewer

    カスタムIC/ミックスシグナル: Virtuoso Studio: レイアウトの断面を表示するCross Section Viewer

    Custom IC Japan
    Custom IC Japan
    当社の新しい AI 搭載カスタム設計ソリューション Virtuoso Studio は、我々の30年にわたる業界の知識とリーダーシップを活用し、革新的な機能、比類のない生産性を実現する再構築されたインフラストラクチャ、および従来の設計の枠を超えた新しいレベルの統合環境を提供します。このブログシリーズでは、最高のアナログ設計ツールがどのように改良され、困難な設計課題に対応できるようになったかを紹介します。 積み重なった層と聞いて最初に思い浮かぶのは、ケーキやサンドイッチ、あるいは玉ねぎでしょう!...
    • 23 Dec 2024
  • Doc Assistant A-Z: クラウドベースのヘルプビューアを最大限に活用する Part 4

    カスタムIC/ミックスシグナル: Doc Assistant A-Z: クラウドベースのヘルプビューアを最大限に活用する Part 4

    Custom IC Japan
    Custom IC Japan
    Doc Assistant A-Z シリーズの最終章にようこそ。今回は、単にシリーズを締めくくるというだけではなく、これまでに達成したマイルストーンと、その過程で得られた洞察を振り返ります。 この最後のブログでは、回路設計者のチームが彼らのワークフローに完璧に適用させるためにDoc Assistantをどのようにカスタマイズし、最適化したか、実際の体験をご紹介します。  それは明るく、賑やかな水曜日の朝でした。カフェテリアは満席で、昼食をとるために席に着いたところ、聞き覚えのある声がし...
    • 23 Dec 2024
  • Flexible, Scalable, and 50% More Performance – Imagination’s GPUs

    Corporate News: Flexible, Scalable, and 50% More Performance – Imagination’s GPUs

    Tanushri Shah
    Tanushri Shah
    Imagination is a company that solves complex problems by creating innovative technologies that help its partners succeed. Whether it’s automotive, consumer devices, or data centers, Imagination is looking to provide the highest-quality solution...
    • 20 Dec 2024
  • design_variant

    System, PCB, & Package Design : Training Insights: Ascent: Schematic Design Variants in Allegro X System Capture

    Priyadarshini N D
    Priyadarshini N D
    Most electronic products have variations, such as a different RAM size or different supply voltages, because of various geographic locations. Variants, which are modifications of the base design, offer a powerful way to create and manage these v...
    • 20 Dec 2024
  • System Analysis Knowledge Bytes: Thermal Effects on Voltage Margins with Celsius PowerDC

    System, PCB, & Package Design : System Analysis Knowledge Bytes: Thermal Effects on Voltage Margins with Celsius PowerDC

    Vince Kim
    Vince Kim
    Capture the effects of temperature on electrical design margins with the new course: DC and Thermal Analysis with Celsius PowerDC
    • 18 Dec 2024
  • Various Types of Transaction-Based Interfaces (TLM) for DisplayPort VIP

    Verification: Various Types of Transaction-Based Interfaces (TLM) for DisplayPort VIP

    202412104226
    202412104226
    Introduction

    Different RTL designs often require different specially designed parallel interfaces. These different interface requirements serve varying needs, such as certain blocks not being ready when the design is under development. To speed up simulation during unit testing, DisplayPort needs to connect to other protocols. Instead of creating a new physical pin interface, this blog introduces a Transaction-Based Customer…

    • 18 Dec 2024
  • Design Smarter: Unlock the Power of Virtuoso Auto Place and Route (APR)

    Analog/Custom Design: Design Smarter: Unlock the Power of Virtuoso Auto Place and Route (APR)

    Sandeep O
    Sandeep O
    Are you tired of sacrificing precious design time and risking errors with manual placement and routing of analog devices?  Do you dream of streamlining your workflow and boosting productivity while maintaining the precision and accuracy analog d...
    • 17 Dec 2024
  • Knowledge Booster Training Bytes: Design Checks and Asserts in Spectre Simulator

    Analog/Custom Design: Knowledge Booster Training Bytes: Design Checks and Asserts in Spectre Simulator

    Sai Darshan S N
    Sai Darshan S N

     Let's quickly discuss design checks and asserts in the Spectre Simulator Platform. Asserts (also called device checks) help design and verification engineers identify the critical design issues in their circuit, such as extreme voltages, excessive currents and current densities, unreasonable device model parameters (transistor width or length, for example), or erroneous design conditions, with the help of expressions…

    • 17 Dec 2024
  • Enkle Sound and Cadence

    SoC and IP: Enkl Sound Elevates Audio Tech with Tensilica HiFi DSP for Unmatched Excellence

    Vinod Khera
    Vinod Khera
    In the rapidly evolving world of audio technology, Enkl Sound Copenhagen emerges as a beacon of innovation, blending timeless Scandinavian design with the pulsating heart of cutting-edge digital sound processing. At the core of this synthesis lies t...
    • 16 Dec 2024
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information