Community

Data management and PCB design discussions have shifted from the basics of data management to collaboration. OEMs and manufacturers shifting into system design need control of the overall design, but they can’t give up control over their IP and security. Without collaboration, there are gaps in communication and addressing problems takes longer.

How can mining your own data save time and design cycles? What are…

New additions, including first-to-market VIP for PCIe 7.0, Ethernet 1600G, GDDR7, next-gen HBM, and DFI next-gen HBM, enable fast and comprehensive verification, ensuring SoCs meet specifications for the latest standards protocols

Cadence recently announced the extension of its Verification IP (VIP) portfolio to include support for new VIP for emerging high-speed interfaces critical in data-intensive domains, such as…

PCI-SIG DevCon 2024 was a great success for Cadence. We posted the blog, Cadence Demonstrates Complete PCIe 7.0 Solution at PCI-SIG DevCon ‘24 a day before the event to advertise our IP solutions for PCIe 7.0, which resulted in a lot of extra traffic at our booth. All of the attendees were excited to see Cadence demonstrate the robustness of 128GT/s PCIe 7.0 IP's TX and RX capabilities over a real-world, low…

For more than a decade, Cadence has been well-known in the industry for its strong commitment and support for PCIe technology. We recognize the importance of ensuring a robust PCIe ecosystem and appreciate the leadership PCI-SIG provides. To honor the 32^nd anniversary of the PCI-SIG Developer’s Conference, Cadence is announcing a complete PCIe 7.0 IP solution for HPC/AI markets…

USB4 Version 2.0 specification was released by the USB Promoter Group two years back. This specification enables up to 80Gbps link speed per direction in symmetric mode and 120Gbps link speed in asymmetric mode.

Here, we take an overview of the Gen4 link recovery mechanism, which is an autonomous process. It is initiated by a router when it encounters uncorrectable error events. These error events could be a timeout error…

As technology continues to advance, the automotive industry is rapidly transforming. The integration of chiplets, or small microchips that work together to form a larger, more powerful system, is at the forefront of these advancements.

This blog post is an excerpt from a presentation at CadenceLIVE 2024 in Silicon Valley by Pratibha Sukhija, Anunay Bajaj, and Ericles Sousa. We will examine the intricate details of chiplet…