Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

System, PCB, & Package Design 

BoardSurfers: Allegro 3D Canvas—Visualize the Board as You Design

Today’s dense and complex PCB designs require realistic 3D view to investigate the…

• 3 min read
PCB , Layout , 3D , PCB design , Allegro PCB Editor

Analog/Custom Design

Virtuosity: Maestro Plotting Templates

Waveforms, plots, graphs, measurements, markers... are all a part and parcel of any…

• 3 min read
ICADVM18.1 , ADE Explorer , ViVA , plotting templates , maestro plotting templates , Custom IC Design , IC6.1.8 , ADE Assembler

Breakfast Bytes

The World Wide Web Was Born 30 Years Ago This Month

In March 1989 at CERN, a guy called Tim-Berners Lee had an idea about how to get…

• 4 min read
Internet , tim-berners lee , CERN

Breakfast Bytes

Sunday Brunch Video for 17th March 2019

https://youtu.be/b5eJJcHiOoY Made at Cadence building 9 lobby (camera Sean) Monday…

• less than a min read
sunday brunch

Breakfast Bytes

Domain-Specific Computing 3: Specialized Processors

The last two days' posts have looked at the development of general-purpose processors…

• 8 min read
domain specific computing , special purpose architectures , GPUs , Dark Silicon , Tensilica , ARM

Breakfast Bytes

Domain-Specific Computing 2: The End of the Dark Ages

Yesterday looked at how general-purpose computer architecture changed during the…

• 5 min read
computer architecture , domain specific computing

System, PCB, & Package Design 

Teardrops and Tapers – Improving Manufacturability and Yield Automatically

Teardrops (also called fillets) are the blending area of a cline entry into a pad…

• 4 min read
PCB Layout and routing , IC Packaging and SiP Design , PCB Editor , Allegro PCB Editor

Breakfast Bytes

Domain-Specific Computing 1: The Dark Ages of Computer Architecture

This is the era of domain-specific computing. Or, to use the words of Dave Patterson…

• 8 min read
computer architecture , domain specific computing , moore's law

Whiteboard Wednesdays

Whiteboard Wednesdays - Solving Scan Compression Congestion Issues with Modus 2D…

In this week's Whiteboard Wednesdays video, Rohit Kapur, Distinguished Engineer at…

• less than a min read
Whiteboard Wednesdays , modus , Scan Compression

Breakfast Bytes

Breakfast Buffet for February 2019

https://youtu.be/pNgkoWQE9A4 The three highlighted posts for February were: Who…

• less than a min read
Green Hills , Tensilica , 112g , buffet

Breakfast Bytes

MWC: Voice Enhancement, GPS, Ultrasound, and More

At the recent MWC Barcelona, the conference fka Mobile World Congress, Cadence had…

• 4 min read
alango , nestwave , MWC , Tensilica , sonarax

定制IC芯片设计

Virtuosity: 着色数据是否与MPT流程兼容？

毋庸置疑，兼容的设计能提高公司的业绩和生产效率。任何不兼容的设计都会增加产品的设计周期。 为了便于高阶工艺节点设计中，工程师能创建与多重图形技术（MPT）相兼容的设计流程…

• less than a min read
Chinese blog , ICADVM18.1 , Advanced Node , Multiple Patterning Technology , Virtuoso , Coloring Engine , Custom IC Design , Layout Editing

Verification

And the Winner of the 2019 DVCon U.S. Best Paper Award Is...

Another successful DVCon U.S. 2019 has come and gone, but this year had a particularly…

• 1 min read
DVCon 2019 , paper , Functional Verification , award

Breakfast Bytes

PSA: Americans Will Need Visas for Europe

From 2021, Americans will need a visa for Europe. You read it here first! That means…

• 6 min read
visa , Europe , schengen

Analog/Custom Design

Virtuosity: Reading Vector Files in Virtuoso Visualization and Analysis

Prior to IC6.1.8 and ICADVM18.1, to view digital and analog waveforms along with…

• 2 min read
VCD , Analog Design Environment , ICADVM18.1 , analog , ViVA , Virtuosity , analog stimuli , IC6.1.8 , vector

Breakfast Bytes

Gin and Tonic: The Drink of Barcelona

One thing that is a big deal in Barcelona is gin and tonic, or G&T as it is usually…

• 6 min read
barcelona , MWC

Breakfast Bytes

CDNLive: Travels with a Bear

It's nearly time for the season of CDNLive events, which starts as always in Silicon…

• 5 min read
CDNLive

Analog/Custom Design

Virtuosity: Identifying Those Traces

With the ever-increasing number of simulations required to be run these days, the…

• 3 min read
Explorer , plotting , ADE XL , Virtuoso , Analog Design Environment , ViVA , ADE-XL , Virtuosity , Assembler

Whiteboard Wednesdays

Whiteboard Wednesdays - Diagnostics – What Makes Modus Diagnostics an Industry Leading…

Cadence distinguished engineer Rohit Kapur introduces diagnostic capabilities in…

• less than a min read
Whiteboard Wednesdays , modus
CDNS - Fix Layout Hompage