Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Want to Go on a Second Date?

Yesterday I told you about the Doomsday algorithm in my post Doomsday in 1900 Was…

• 6 min read
offtopic , DATE , microsoft

Breakfast Bytes

Doomsday in 1900 Was a Wednesday

Cadence is off today, so time for an off-topic post. In my post Short Papers last…

• 6 min read
offtopic , DATE , john conway

SoC and IP

Cadence Tensilica Fusion F1 DSP Stars in NB IoT Applications

Did you make it to MWC Shanghai? I didn’t, but I read about what was hot – narrowband…

• 1 min read
DSP , IoT , Fusion , ip cores , Tensilica , nb-iot

Breakfast Bytes

What's For Breakfast? Video Preview July 9th to 13th 2018

https://youtu.be/d04TXTJKx5o Coming from Cadence EBC (camera Lan Ly) Monday: ESD…

• less than a min read
semicon , imec , 55DAC , esd alliance , palladium cloud

Breakfast Bytes

/* You Are Not Expected to Understand This */

The title of this post, you are not expected to understand this, is one of the most…

• 7 min read
ken thompson , unix , bug , john lyons , dennis ritchie

Breakfast Bytes

A History of PSS

In a remark attributed to Otto von Bismarck (or perhaps misattributed), it is said…

• 6 min read
Perspec , pss , portable stimulus standard , verification

Verification

Is it Time to Verify Your Chips in the Cloud? Part 3 of 3

Welcome back to our series on cloud verification solutions. This is the final part…

• 2 min read
security , Functional Verification , cadence cloud , xcelium , palladium cloud

Verification

UVM-ML- Managers’ Freedom of Choice

Freedom of choice is a term we hear a lot, especially in the last 10 years. It is…

• 5 min read
Specman , Specman/e , UVM-ML , Specman e , UVM multi-language , UVM-e , UVM ML , multi-language , multi-language UVM , multi-language verification , verification

Breakfast Bytes

DAC Wednesday: Denali, Patterson on Architecture, Rowen on Deep Learning, Analog…

Tuesday evening finished with the Denali Party. Since it's 8 years since Cadence…

• 13 min read
Analog artist , analog , isa , reliability

Breakfast Bytes

What's For Breakfast? Video Preview July 2nd to 6th 2018

https://youtu.be/QoFQImb0xk4 Coming from DAC (camera Sean) Monday: /* You are…

• less than a min read
liberate trio , doomsday , john conway , embedded vision , cloud , cadence cloud

SoC and IP

Chip Dis-integration

I was asked the following question recently. No longer are we seeing increasing…

• 5 min read
chiplets , IoT , Design IP and Verification IP , moore's law , 2.5D interposer

Breakfast Bytes

DAC Tuesday: IBM's AI, Jay's Wall Street View, Lip-Bu's Chat, Monster Chips

The second day of DAC needed several clones of me at lunchtime. Lip-Bu Tan's turn…

• 14 min read

Whiteboard Wednesdays

Whiteboard Wednesdays - Introduction to Functional Safety From an IP Supplier

In this weeks Whiteboard Wednesdays Divya Kalimuthu speaks about ISO 26262 from the…

• less than a min read
Whiteboard Wednesdays , functional safety

The India Circuit

The New India: Rise Of The Cashless Wallets

Can India really ever go cashless? This was one of the topics that was discussed…

• 3 min read
Government of India , cashless economy , digital india , Ezetap , demonetization , make in india

Breakfast Bytes

DAC Monday: Amazon's Things, Handel's Megadesign, Cooley's Troublemakers

Another year, and another DAC. As usual, the proceedings kicked off on Sunday night…

• 14 min read
dac55 , DAC , handel jones , Cooley , ibs , verification

System, PCB, & Package Design 

Improve Your Circuit Manufacturing Yield with Monte Carlo Analysis in PSpice

Generic Spice Technology is past. Let me introduce you to the powerful Monte Carlo…

• less than a min read
RF , OrCAD Capture , PSPICE , PCB design , simulation

Breakfast Bytes

Cadence Cloud

Today Cadence announced Cadence Cloud. This is the beginning of a major change in…

• 7 min read
passport , cloud , cadence cloud , Hosted Design Solutions

Breakfast Bytes

Remember Virtual CAD? DesignSphere Access? What an ASP Was?

Last time I worked for Cadence in the early 2000s, Adriaan Ligtenberg ran methodology…

• 4 min read
asp , cloud , cadence cloud , esd alliance

Verification

Is It Time to Verify Your Chips in the Cloud? Part 2 of 3

Welcome back to our series on cloud verification solutions. This is part two of a…

• 1 min read
uvm , Functional Verification , EDA , HPC , cadence cloud
CDNS - Fix Layout Hompage