• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
Corporate 25 Jun 2026 • 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
Corporate 24 Jun 2026 • 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
Corporate 23 Jun 2026 • 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA

Corporate News

Honda + Cadence = Physical AI (part 2): Where Physical AI Will Be Won

Hello everyone, I'm Atsushi Ogawa, Center Head of HGR. The real challenge of physical…

Corporate
Corporate 22 Jun 2026 • 8 min read
featured , physical ai , HGR , AI , Honda
cdns - all_blogs_categories

  • All 6422
  • Corporate News 266
  • Life at Cadence 204
  • Academic Network 169
  • Analog/Custom Design 804
  • Artificial Intelligence 27
  • Cloud 23
  • Computational Fluid Dynamics 374
  • Data Center 60
  • Digital Design 462
  • Learning and Support 63
  • RF Engineering 116
  • SoC and IP 435
  • System, PCB, & Package Design  1016
  • Verification 1326
  • Cadence Japan 18
  • Physical Systems Simulation 24

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Verification

App Note Spotlight: Choosing the Incremental Elaboration Flow That’s Right For Y…

Welcome to another App Note Spotlight! One of the biggest issues facing verification…

XTeam 6 Mar 2018 • 2 min read
incremental elaboration , Flows , Functional Verification , MSIE

Breakfast Bytes

Spectre with a Red Hat, part 2

This is the second post about Red Hat's John Masters presentation at FOSDEM 2018…

Paul McLellan 6 Mar 2018 • 6 min read
red hat , Spectre , jon masters , linux

Breakfast Bytes

Spectre with a Red Hat

A couple of weekends ago it was FOSDEM 2018, the largest conference on open source…

Paul McLellan 5 Mar 2018 • 8 min read
security , meltdown , Redhat , Spectre , linux

The India Circuit

Incubators, Accelerators and Fabless Chip Design at IESA Vision Summit 2018

This week we had one of the Indian semiconductor industry’s biggest and most well…

Madhavi Rao 1 Mar 2018 • 6 min read
Vision Summit , Government of Karnataka , fabless chip , IESA , India Electronics and Semiconductor Association , Priyank Kharge , semiconductor incubator

Breakfast Bytes

Engineers, and How to Manage Them

I've covered various aspects of an EDA company: sales, marketing, application engineers…

Paul McLellan 1 Mar 2018 • 6 min read
management , ambit , engineering

Breakfast Bytes

What the FEC is Forward Error Correction?

What is forward error correction (FEC)? It is automatically correcting errors in…

Paul McLellan 1 Mar 2018 • 8 min read
fec , hamming , galois , Breakfast Bytes , shannon , forward error correction , networking , ECC

Breakfast Bytes

What's For Breakfast? Video Preview March 5th to March 9th 2018

https://youtu.be/YesJPmKCeio Coming from Embedded World, Nuremberg (camera Robert…

Paul McLellan 1 Mar 2018 • less than a min read
AMD , IBM , 3nm , red hat , imec , Spectre , Embedded World , linux

Whiteboard Wednesdays

Whiteboard Wednesdays - Unpacking the DFI Low-Power Interface

In this week's Whiteboard Wednesday, John MacLaren describes the operation of the…

References4U 27 Feb 2018 • less than a min read
Low Power , Whiteboard Wednesdays , DFI , DDR PHY

Breakfast Bytes

Embedded World 2018: Dreaming of Electric Cars

I am at embedded world in Nuremberg. One thing that is not here is warm weather.…

Paul McLellan 27 Feb 2018 • 7 min read

SoC and IP

Why Software-Based GPS Is Great for Location-Based IoT Applications

At the Cadence booth at Mobile World Congress in Barcelona, we’re featuring a demo…

PaulaJones 27 Feb 2018 • 1 min read

Breakfast Bytes

How Many Journalists per Square Acre?

It doesn't matter how low your standard is for science journalism, the journalists…

Paul McLellan 27 Feb 2018 • 5 min read
kilowatt , degree , kilowatt hour

Analog/Custom Design

Take Advantage of Advancements in Real Number Modeling and Simulation

Verification is the top challenge in mixed-signal design. Bringing analog and digital…

msteam 26 Feb 2018 • 2 min read
real number modeling , analog , Mixed-Signal , RNM , mixed-signal verification

Verification

Xcelium and Cavium: What’s the Deal?

So—you may have heard that Xcelium Parallel Simulator is available on Arm servers…

XTeam 26 Feb 2018 • 1 min read
thunder x2 , video , Cavium , xcelium

Breakfast Bytes

Patents: Licensed by the Ton

I wrote recently about What Happens in a Patent Lawsuit? Today, I want to look at…

Paul McLellan 26 Feb 2018 • 8 min read
patent , troll , non-practising entity , cross-licensing , npe

SoC and IP

Delivering on the IoT Promise with Galileo Software GPS and Tensilica DSP IP

What is a software GPS, what does it have to do with Tensilica DSP IP, and why would…

tomhackett 23 Feb 2018 • 4 min read
Galileo , GPS , IoT , Tensilica DSPs

Breakfast Bytes

How Do You Get to Be CEO?

I wrote last week about Being CEO and I said that I'd done it twice in my career…

Paul McLellan 23 Feb 2018 • 6 min read
board , management , chief executive officer , leadership , CEO

Analog/Custom Design

Virtuosity: New Eye Diagram Measurements

The Eye Diagram assistant in Virtuoso Visualization and Analysis allows you to create…

Arja H 23 Feb 2018 • 2 min read
Eye Mask , Analog Design Environment , ViVa-XL , ADE Explorer , Explorer , ADE XL , ADE , eye diagram , Analog Design Environment , ViVA , ADE-XL , Virtuosity , Custom IC Design , ADE Assembler

Verification

New AMBA 5 ACE/AXI Specification: More About Atomic Transactions

As discussed in the previous installment of this blog, a new class of atomic transactions…

DimitryP 22 Feb 2018 • 1 min read
amba5 , ACE5 , AXI5 , Atomic Transactions

Breakfast Bytes

What's For Breakfast? Video Preview February 26th to March 2nd 2018

https://youtu.be/wq86edcqTdw Coming from Building 10 lobby (camera Sean) Monday…

Paul McLellan 22 Feb 2018 • less than a min read
fec , patent , journalism , Embedded World , forward error correction
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information