Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Life at Cadence

Cadence Giving Foundation Leads a Day of Collective Community Impact

On June 25, the Cadence Giving Foundation brought together an extraordinary coalition…

Corporate
• 2 min read
Cadence Giving Foundation , featured , san jose , Collective Impact Day , City Year Bay Area

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
• 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
• 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
• 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

DAC 2014—ESL Design Is Dead... Long Live ESL!

Next week the EDA industry is getting together in San Francisco for Design Automation…

• 20 min read
DAC , Frank Schirrmeister , ESL

Analog/Custom Design

Virtuosity: 19 Things I Learned in April 2014 by Browsing Cadence Online Support

Plenty to keep you busy this month. Lots of RAKs, videos, and new Quick Start Guides…

• 4 min read
Variability Aware Design , AMS , Virtuoso online support , Routing , ADE XL , Virtuoso Analog Design Environment , Spectre , Schematic Editor , Virtuosity , Virtuoso Layout Suite XL

SoC and IP

IP at DAC? You Bet!

This year, the Design Automation Conference (June 1-5 in San Francisco) has put a…

• 1 min read
Verification IP , Design IP , VIP , DAC2014

RF Engineering

How to Specify Phase Noise as an Instance Parameter in Spectre Sources (e.g. vsource…

Last year, I wrote a blog post entitled Modeling Oscillators with Arbitrary Phase…

• 1 min read
Spectre RF , phase noise , spectreRF , analogLib , port , noise profiles

Whiteboard Wednesdays

Whiteboard Wednesdays - Taking Command of MIPI PHYs - M-PHY

In this week's Whiteboard Wednesdays, the second installment of a three-party series…

• less than a min read
mobile devices , Whiteboard Wednesdays , MIPI PHYs , M-PHY

SoC and IP

400G Task Force, 100G Backplane Project and Other Highlights from IEEE 802.3 Ethernet…

Here is another report from an IEEE 802.3 Ethernet standards meeting, this time held…

• 2 min read
25G Ethernet , Ethernet standards , Automotive Ethernet , IEEE 802.3 , 100G backplane , 400G

Computational Fluid Dynamics

NASA Glenn Research Center: Integrated Fluid Dynamics – Acoustics Simulation Approach…

An innovative computational approach, integrating mesh generation, CFD simultaneous…

• less than a min read

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Show Measure for Dual Units? 16.6 Has It!

The Allegro PCB Editor 16.6 ‘Show Measure’ command now displays results in database…

• 1 min read
PCB , PCB Layout and routing , Allegro GUI , Allegro 16.6 , Routing , electrical constraints , SPB , PCB Editor , Layout , design , PCB design , physical layout design , Allegro PCB Editor , PCB Capture , Allegro

Analog/Custom Design

High Yield Analysis and Optimization - How to Design the Circuit to Six Sigma

Why high yield analysis? One failed memory cell out of millions cells will cause…

• 2 min read
Six Sigma , Virtuoso , Circuit Design , analog design , high yield analysis

Verification

sync and wait Actions vs. Temporal Struct and Unit Members

Using sync on a temporal expression (TE), does not guarantee that the execution will…

• 2 min read
AF , events , IntelliGen , Specman , units , e code , temporal expressions , Funcional Verification

Whiteboard Wednesdays

Whiteboard Wednesdays - Promises and Challenges of DDR4 Memory Technology

In this week's Whiteboard Wednesdays, Kishore Kasamsetty provides a history on DDR4…

• less than a min read
memory protocols , Whiteboard Wednesdays , DDR4 , DDR3

RF Engineering

See Cadence RF Technologies at IEEE International Microwave Symposium 2014

RF Enthusiasts, Come connect with Cadence RF experts and discover the latest advances…

• less than a min read
RF Simulation , IMS , RFIC , Spectre RF , Virtuoso , International Microwave Symposium , IEEE

SoC and IP

Don’t Miss Embedded Vision Summit West on May 29

Embedded Vision Summit West 2014 on May 29 at the Santa Clara Convention Center provides…

• less than a min read
Embedded Vision Summit , video , google , Facebook , Tensilica , vision , embedded vision technology , imaging

Whiteboard Wednesdays

Whiteboard Wednesdays - Verifying Your Designs with Simulation VIP

In this week's Whiteboard Wednesdays, Tom Hackett takes a closer look at simulation…

• less than a min read
Verification IP , VIP , design verification , simulation VIP , PCI Express , protocol checks

Verification

e and SystemVerilog: The Ultimate Race

For years we've watched the e and SystemVerilog race via countless presentations…

• 1 min read
IEEE 1647 , SystemVerilog , IEEE 1800 , simulation performance , e , Adam Sherer , UVM ML , Funcional Verification , IES

System, PCB, & Package Design 

Add a View of Your Package Substrate in Your IC Layout Tool for Maximum Design Context…

We have all heard about co-design, how it is going to get us to market on time, reduce…

• 4 min read
SiP , Allegro Package Designer , IC packaging documentation , APD 16.6 , SiP Layout

Analog/Custom Design

How Can You Learn About Mixed-Signal Verification and Implementation Flows at Your…

The vast majority of SoCs today are advanced mixed-signal designs. The old mixed…

• 3 min read
real number modeling , AMS Designer , EDA training , SV-RNM , DMS , mixed signal , Schematic Model Generator , RAKs

Whiteboard Wednesdays

Whiteboard Wednesdays—Wireless Transceiver Implementations

In this week's Whiteboard Wednesdays installment, Priyank Shukla highlights wireless…

• less than a min read
RF , wireless , Whiteboard Wednesdays , IP , 802.11x , digital , AFE , LTE

System, PCB, & Package Design 

What's Good About Allegro AMS Simulator PSpice Model Encryption? It’s in the 16.6…

With the 16.6 Allegro AMS Simulator (PSpice) release, you now have a new AES 256…

• less than a min read
AMS , Allegro 16.6 , AMS simulator , Allegro AMS , PSPICE , AMS simulation , model editor
CDNS - Fix Layout Hompage