Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

Video: Meet Formal and ABV R&D Team Leader Deepak Pant

Inspired by the positive response to my interview of Formal R&D Distinguished Engineer…

• less than a min read
Alok Jain , ABV , metric driven verification (MDV) , Functional Verification , Formal Analysis , formal , Deepak Pant , video , ADS , assertions , IEV , Formal verification , IFV , Assertion-based verification

Verification

How Will High-Level Synthesis Affect the Make vs. Buy vs. Re-use Decision?

During the planning phase for SoC designs, teams have to choose whether to "make…

• 2 min read
High-Level Synthesis , IP , TLM , System Design and Verification , C-to-Silcon , IP re-use , re-use , reuse , SystemC , C-to-Silicon Compiler

Verification

Will Software Development Cause Another “Industrial” Revolution?

As you have read here before, Cadence has been working closely with Xilinx to create…

• 3 min read
zynq , edaForum , virtual prototypes , industrial , System-Level Design , Siemens , Virtual Platforms , Industrial Automation , Design Flows , Sanitas

Verification

India Needs Real-World Assertions Too

I've just returned from a week-long trip to India, spending most of my time at the…

• 4 min read
Functional Verification , Old Delhi , Noida , assertions , New Delhi , real-world assertions , India

Verification

Parallel Compilation for SystemC

One of the most common complaints about SystemC is that it takes too long to compile…

• 3 min read
Virtual System Platform , virtual platforms , GNU , parallel compilation , virtual prototypes , embedded software , C , LSF , compile , pallallel compile , make , SystemC , System Design and Verification

System, PCB, & Package Design 

What's Good About ADW’s Configuration Manager? The Secret's in the 16.5 Release!

The Allegro Design Workbench (ADW) Configuration Manager application is designed…

• 1 min read
PCB , data management , Allegro Design Workbench , Library flow , Team design , Allegro 16.5 , design data management , configuration manager , design , PCB design , SPB16.5 , Librarians , library , ADW , Allegro

Verification

Event Report: Club Formal Shanghai

The first "Club Formal" event in China was held in Shanghai on Oct. 21 2011, and…

• 2 min read
events , Verification IP , China , ABV , verification strategy , Functional Verification , ABVIP , formal , ADS , assertions , Club Formal , IEV , Assertion-Driven Simulation , Shanghai , Formal verification , IFV , Jin Tang , Assertion-based verification

Analog/Custom Design

SKILL for the Skilled: Introduction to Classes -- Part 4

In several previous postings we introduced the problem of solving the sudoku puzzle…

• 6 min read
Team SKILL , programming , Sudoku , object orientation , Virtuoso , Lisp , Custom IC Design , SKILL++ , SKILL

Verification

Report on CDNLive! India 2011: Provocative Keynotes, Detailed Papers, and Robots…

Recently I had the honor of presenting the functional verification roadmap at CDNLive…

• 2 min read
Suman Ray , Low Power , Joe Hupcey III , ABV , Apurva Kalia , verification strategy , CDNLive , metric driven verification (MDV) , Functional Verification , Formal Analysis , formal , Manu Chopra , Incisive , Lokesh Pundreeka , SVA , Lego , assertions , robot , MDV , Rubik's Cube , Formal verification , IFV , Assertion-based verification

System, PCB, & Package Design 

What's Good About Refresh, Copy Project, TCL in SCM? 16.5 Has a Few New Enhancements

There are several enhancements in the 16.5 System Connectivity Manager ( SCM ) /…

• less than a min read
PCB , SCM , Allegro Design Entry , Constraint-driven PCB Design flow , refresh option , Allegro 16.5 , ASA , Allegro System Architect (ASA) , Front-end PCB design , Design Entry , SPB16.5 , copy project , Schematic , Allegro , tcl

Verification

Shameless Promotion: Free Club Formal San Jose, Formal Scoreboard Webinar

Please join Team Verify and other D&V engineers for one or both of the following…

• 1 min read
scoreboard , ABV , methodology , verification strategy , Joerg Mueller , Functional Verification , Formal Analysis , formal , EDA360 , webinar , Club Formal , IEV , Formal verification , IFV , Assertion-based verification

Digital Design

CDNLive! Silicon Valley 2012 Abstracts Due November 11th, 2011

The Call for Papers for CDNLive! Silicon Valley 2012 is open now through Friday November…

• 1 min read
CDNLive , cadence , encounter , Cadence users , Digital Implementation , CDNLive!

Analog/Custom Design

Fred Discovers 1000x-10000x Speedup Using wreal Models

This is the second installment in an ongoing series of blog posts that includes an…

• 1 min read
real value , Verilog-AMS , analog , Mixed-Signal , analog behavoral , Verilog , Virtuoso , Fred , mixed signal , wreal , SPICE

RF Engineering

Guidelines for Maximizing Speed vs Accuracy for Harmonic Balance - Part 2

I am often asked for guidelines on maximizing speed vs. accuracy for SpectreRF…

• 3 min read
RF , RF Simulation , analog/RF , HB , Spectre RF , ADE-L , MMSIM , Virtuoso Spectre Simulator GXL , RF spectre spectreRF , Virtuoso Spectre Simulator XL , spectreRF , RF design , harmonic balance

System, PCB, & Package Design 

What's Good About Single Mode Operation in DEHDL? The Secret's in the 16.5 Release

Due to architectural changes in SPB16.5 Design Entry HDL (DEHDL), we no longer require…

• 12 min read
PCB , Allegro Design Entry , DEHDL , Allegro 16.5 , Design Entry HDL , Front-end PCB design , design , PCB design , Design Entry , SPB16.5 , ConceptHDL , PCB Capture , Schematic , Allegro , single mode operation

Analog/Custom Design

How Fred Discovered Mixed-Signal Behavioral Modeling

Introduction This is the first of a series of blogs where we will add pieces to the…

• 3 min read
AMS , mixed signal design , AMS-Designer , Verilog-AMS , analog , Mixed-Signal , Virtuoso , Fred , assertions , mixed signal , wreal

Analog/Custom Design

A Moment to Mourn -- John McCarthy, Father of Lisp

Here lies a Lisper Uninterned from this mortal package Yet not gc'd While we…

• 1 min read
John McCarthy , McCarthy , software development , Lisp , Custom IC Design , SKILL

Verification

Welcome to the Zynq-7000 Virtual Platform

As you might guess we are pretty excited about the Virtual Platform development for…

• 4 min read
zynq , virtual platforms , TLM , EPP , Zynq-7000' , virtual prototypes , Cortex-A9 , System Design and Verification , software , SystemC , xilinx , ARM , linux , extensible , FPGA

Verification

Verification and the Need for Collaboration

Earlier this week I was at the ARM TechCon in Santa Clara, a show that gets better…

• 2 min read
NextOp , ARM Techcon , uvm , collaboration , Zocalo , Functional Verification , Standards , partnerships , VA , EDA360 , EDA , Duolog , verification alliance , UCIS , AMIQ
CDNS - Fix Layout Hompage