• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Community Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
Corporate 31 Jul 2026 • 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
Corporate 27 Jul 2026 • 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
Corporate 26 Jul 2026 • 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA

Corporate News

Cadence’s Agentic AI Design Vision Takes Center Stage at DAC

AI infrastructure demands are changing what semiconductor design must solve. The…

Corporate
Corporate 22 Jul 2026 • 4 min read
AuraStack AI Super Agent , featured , agentic ai , DAC 2026 , ChipStack AI Super Agent
cdns - all_blogs_categories

  • All 6484
  • Corporate News 276
  • Life at Cadence 207
  • Academic Network 170
  • Analog/Custom Design 808
  • Artificial Intelligence 29
  • Cloud 24
  • Computational Fluid Dynamics 376
  • Data Center 60
  • Digital Design 475
  • Learning and Support 64
  • RF Engineering 116
  • SoC and IP 437
  • System, PCB, & Package Design  1020
  • Verification 1338
  • Cadence Japan 18
  • Physical Systems Simulation 31

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

The India Circuit

Don't Miss These 6 Things At CDNLive India 2018!

1. The Cadence keynotes: Lip-Bu Tan on Day 1 and Babu Mandava on Day 2 Apart from…

Madhavi Rao 29 Aug 2018 • 2 min read
CDNLive India , Babu Mandava , CDNLive , Cadence India , Lip-Bu Tan

定制IC芯片设计

Virtuoso: 新序曲-DRD推出新界面

最近几个月如果您关注Cadence 新闻的话,肯定听说了DRD重新推出的消息。让我们近距离来了解一下全新的DRD吧!

Pallabi R 29 Aug 2018 • less than a min read
Chinese blog , Virtuoso Next , Virtuoso Overture , Virtuoso New Design Platform , Virtuoso Advanced Release , Virtuoso , DRD , New in EDA , Custom IC Design , Custom IC

Breakfast Bytes

Carbon Nanotube Memory: Too Good to Be True?

One of the sessions at HOT CHIPS is on new technologies, and one of those presentations…

Paul McLellan 29 Aug 2018 • 5 min read
Memory , cnt , carbon nanotube , DRAM , hot chips , nram

Whiteboard Wednesdays

Whiteboard Wednesdays - The Simplest Neural Network Explanation Ever - Part 2

In this week's Whiteboard Wednesday, Tom Hackett continues his explanation of neural…

References4U 28 Aug 2018 • less than a min read
Whiteboard Wednesdays , neural networks

Breakfast Bytes

What's For Breakfast? Video Preview September 3rd to 7th 2018

https://youtu.be/ipUI2OaAWX4 \ Coming from the old Ambit Design Systems office on…

Paul McLellan 28 Aug 2018 • less than a min read
chiplets , ambit , buildgates , pcast , eri , darpa , chips

Breakfast Bytes

ImageNet: The Benchmark that Changed Everything

I like to date technical transitions from specific events, even though realistically…

Paul McLellan 28 Aug 2018 • 6 min read
imagenet , gtsdb , Tensilica , CNN , neural network

Verification

Evolution of DisplayPort

In 2006, the Video Electronics Standards Association (VESA) designed a new display…

Steve Wang 27 Aug 2018 • 2 min read
Verification IP , DisplayPort , verification

Analog/Custom Design

Virtuoso: The Next Overture: Prelude to Cadence Virtuoso "Symphony No. 18.1"

Cadence Virtuoso is soon presenting a new symphony..."Symphony No. 18.1". Stay tuned…

Rishu Misri Jaggi 27 Aug 2018 • 1 min read
Virtuoso Next , Virtuoso Overture , ICADVM18.1 , Virtuoso New Design Platform , Virtuoso Advanced Release , Virtuoso , New in EDA , Custom IC Design , Design Planner , Custom IC

Verification

Tales From DAC: Netspeed and the Cadence Interconnect Workbench Pair Up

Services like facial detection, efficient cloud server workload management, artificial…

XTeam 27 Aug 2018 • 2 min read
cadence IWB , Interconnect Workbench , Functional Verification , gemini , netspeed

Breakfast Bytes

Sanjay Goes to Europe via Texas

While I was in Germany recently, I sat down with the head of Cadence EMEA (Europe…

Paul McLellan 27 Aug 2018 • 5 min read
Automotive , cadence europe , cadence emea

System, PCB, & Package Design 

EE Thermal 101 – Thermal basics for Electrical Engineers (Part 4 of 4)

In part 3 of this series, we used the concept of thermal resistors to develop a thermal…

Sigrity 24 Aug 2018 • 6 min read
EE Thermal , temperature , Thermal Basics , Heat transfer , PowerDC

PCB、IC封装:设计与仿真分析

CDNLive日本:第四次工业革命与三维世界

7月20日在CDNLive日本站,Cadence公司资深副总裁、兼定制IC芯片和 PCB事业部总经理Tom Beckley发表了主题演讲“实现第四次工业革命(工业4…

SDA China 24 Aug 2018 • 1 min read
热 , Chinese blog , 电源完整性 , 热分析 , 3D Workbench , CDNLive , 工业革命4.0 , 中文 , Sigrity , 信号完整性 , Sigrity最新版 , 多板系统

Breakfast Bytes

Crossing the Chasm: Hogan Interviews Amit Gupta

The ESD Alliance will host another of its startup evenings with Jim Hogan, entitled…

Paul McLellan 24 Aug 2018 • 7 min read
semi , amit gupta , Jim Hogan , esd alliance , solido

Breakfast Bytes

What's For Breakfast? Video Preview August 27th to 31st 2018

https://youtu.be/hxqDm1EAS7M \ Coming from the flagpoles in front of building 5…

Paul McLellan 23 Aug 2018 • less than a min read
chiplets , openroad , eri , darpa , chips

Breakfast Bytes

Preview of Electronic Design Process Symposium 2018

It is nearly EDPS time again when the dolphin logo comes out, somewhat incongruously…

Paul McLellan 23 Aug 2018 • 3 min read
semi , EDPS

Whiteboard Wednesdays

Whiteboard Wednesdays - The Simplest Neural Network Explanation Ever - Part 1

In this week's Whiteboard Wednesday, Tom Hackett explains neural network basics using…

References4U 22 Aug 2018 • less than a min read
Whiteboard Wednesdays , neural networks

Breakfast Bytes

Jobs: Fortran Programmer

Finally, the jobs theme gets technical. I had various programming jobs before I moved…

Paul McLellan 22 Aug 2018 • 7 min read
jobs , CAD

Breakfast Bytes

Jobs: Printer, Baker, Chocolatier, Caver

Yesterday I covered my first job, as a farm-hand . Today I'll cover some other jobs…

Paul McLellan 21 Aug 2018 • 8 min read
jobs

Academic Network

CDNLive Taiwan – Cadence User Conference 2018

Date: August 14, 2018 Location: Hsinchu, Taiwan Agenda The Cadence User Conference…

Tracy Zhu 20 Aug 2018 • 2 min read
Taiwan , Cadence Academic Network , CDNLive , cdnlive taiwan , Academic Network
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information