• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Analog/Custom Design
  • Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Featured

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
Virtuoso Release Team 23 Oct 2025 • 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Spectre 25.1 Release Now Available

The SPECTRE 25.1 release is now available for download at Cadence Downloads. For…

SpectreReleaseTeam
SpectreReleaseTeam 5 Aug 2025 • 1 min read
featured , Spectre FMC Analysis , Spectre RF , Spectre Photonics , Spectre AMS Designer

Accelerating RFIC EM Analysis with EMX Planar 3D Solver in Virtuoso HI Platform

In modern IC design, especially with the rise of heterogeneous integration, electromagnetic…

Pratul Nijhawan
Pratul Nijhawan 3 Jun 2025 • 6 min read
blended , blended training , featured , Virtuoso Studio , Virtuoso System Design Environment
Analog/Custom Design
Latest blogs

Virtuoso Meets Maxwell: Improving Manufacturability and Yield

This blog is to announce the official release of the Fillet capability. The Fillet…

Parula 17 May 2022 • 2 min read
fillet , metal density , Virtuoso Meets Maxwell , Virtuoso RF Solution , T connections , Improving Manufacturability and Yield , Virtuoso RF , tapered traces

Spectre Tech Tips: Using the Spectre Strobe Feature

From time to time, we observe Spectre customers using the maxstep feature for applications…

Stefan Wuensche 28 Apr 2022 • 4 min read
Fast Fourier Transform , ADE Explorer , strobe , Spectre Circuit Simulator , Virtuoso Analog Design Environment , Virtuoso IC6.1.8 , ADE Assembler

Knowledge Booster Training Bytes — Registrations Open: Enhancing Layout Productivity…

We are going to host a webinar on Virtuoso Layout Pro Training in the upcoming month…

Dishika Majumdar 28 Apr 2022 • 4 min read
Cadence Digital Badges , Cadence Floorplanner , Virtuoso Layout Productivity , Module Generator , Cadence Design Planner , Cadence training , training bytes , Cadence Education Services , Custom IC Design

Virtuosity: Custom IC Design Flow/Methodology – Schematic Capture and Circuit Si…

Read this blog for an introduction to the Custom IC Design methodology and the key…

Ashish Patni 12 Apr 2022 • 5 min read
Virtuoso Schematic Editor , Analog Design Environment , custom/analog , ADE Explorer , Explorer , Analog Simulation , analog , Virtuoso Visualization and Analysis XL , ADE , Virtuoso Analog Design Environment , Spectre , Schematic Editor , ViVA , Virtuosity , ICADVM20.1 , AMS simulation , mixed signal , analog design , usability , Custom IC Design , Custom IC , IC6.1.8 , Assembler , Schematic , custom design technology , ADE Assembler

Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 13: Analog Fault S…

While the analog and mixed-signal components are the leading source of test escapes…

Parula 7 Apr 2022 • 4 min read
Automotive , legato , ICADVM20 , functional safety , analog fault simulation , analog , training bytes , Virtuoso , Analog IC Design videos , Spectre , 1 , Virtuoso Video Diary , aging , Custom IC Design , IC6.1.8 , reliability , Legato Reliability , ADE Assembler

Spectre Tech Tips: Using DSPF Post-Layout Netlists in Spectre Circuit Simulator

DSPF files are an integral part of post-layout simulations. This blog introduces…

Stefan Wuensche 31 Mar 2022 • 5 min read
spectre aps , post-layout simulation , EMIR Analysis , EMIR Simulation , DSPF , netlist , Spectre , Spectre X Simulator , EMIR

Virtuoso ICADVM20.1 ISR24 and IC6.1.8 ISR24 Now Available

The ICADVM20.1 ISR24 and IC6.1.8 ISR24 production releases are now available for…

Virtuoso Release Team 30 Mar 2022 • 2 min read
Analog Design Environment , Cadence blogs , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Visualization and Analysis XL , Virtuoso RF , Layout EXL , Virtuoso Analog Design Environment , Virtuoso , ICADVM20.1 , IC Release Blog , Virtuoso ADE Explorer , Virtuoso Layout Suite , Custom IC , Virtuoso ADE Assembler , IC6.1.8

Virtuosity: Virtuoso-Innovus Interoperability — Making Trim Shapes Interoperable

Make your Virtuoso designs Innovus ready by ensuring trim and metal shapes follow…

Savita Thakur 29 Mar 2022 • 4 min read
Analog Digital Designs , Mixed-Signal Designs , Trim Shapes , Virtuoso , Virtuoso Innovus Interoperability , Virtuosity , Innovus , ICADVM20.1 , leConvertTrimmedShapesToPRStyle , leReportTrimmedShapesInCustomStyle , Custom IC Design , Interoperable IC Designs , Virtuoso Layout Suite

Virtuoso Meets Maxwell: Custom Passive Devices in RF Circuits - Devices or Interconnects…

Virtuoso Electromagnetic Solver integration allows layered parasitic extraction and…

Claudia Roesch 21 Mar 2022 • 6 min read
S-parameter , Extraction , Smart View , Layout versus schematic , pegusas , RFIC , parasitic , LVS , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Electromagnetic Solver , Electromagnetic analysis , EMX , Quantus Extraction Solution , graybox , ICADVM20.1 , blackbox , Quantus , Custom IC Design , EMX Solver , VMM

Spectre Tech Tips: Moving to Spectre 21.1

We deliver one major Spectre ® circuit simulator release per calendar year. The base…

Stefan Wuensche 28 Feb 2022 • 1 min read
Spectre 21.1 , Analog Simulation

Virtuoso Meets Maxwell: Virtuoso RF Compliance Audit Smoothens Die Export

The audit functionality is a checker utility that reports all errors or warnings…

kgjudd 28 Feb 2022 • 4 min read
Die Audit , IO Check , die export , Terms Check , Virtuoso Meets Maxwell , IC Symbol Check , Annotation Browser , Virtuoso RF Solution , Export Die , Virtuoso RF , compliance , Library Check , audit , ICADVM20.1 , Custom IC Design , VMM

Virtuoso ICADVM20.1 ISR23 and IC6.1.8 ISR23 Now Available

The ICADVM20.1 ISR23 and IC6.1.8 ISR23 production releases are now available for…

Virtuoso Release Team 8 Feb 2022 • 2 min read
Analog Design Environment , Cadence blogs , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso RF , Layout EXL , Virtuoso Analog Design Environment , Virtuoso , ICADVM20.1 , IC Release Blog , Virtuoso Layout Suite , Custom IC , IC6.1.8 , Floorplanner , Allegro , ADE Assembler

Spectre Tech Tips: Spectre Voltage Domain Check

This blog introduces you to the static voltage domain check in the Spectre circuit…

Stefan Wuensche 31 Jan 2022 • 3 min read
Spectre 21.1 , Analog Simulation , Spectre Circuit Simulator , Spectre X Simulator

Virtuoso Video Diary: Do More With eyeHeightAtXY and eyeWidthAtXY Calculator Functions…

Read through this blog to know more about the enhancements made to the eyeHeightAtXY…

Udit Rajput 17 Dec 2021 • 3 min read
ISR22 , eyeWidthAtXY , Cadence blogs , ICADVM18.1 , cadence , special functions , digital communication , pam4 , Virtuoso Visualization and Analysis XL , Virtuoso Analog Design Environment , Virtuoso , eye diagram , ViVA , NRZ , Virtuoso Video Diary , ICADVM20.1 , eye height , usability , eye width , Custom IC Design , calculator , eyeHeightAtXY , IC6.1.8

Spectre Tech Tips: Identifying and Resolving Spectre Accuracy Issues Caused by Multiple…

A significant number of accuracy issues in Spectre simulations are caused by the…

Stefan Wuensche 17 Dec 2021 • 6 min read
spectre aps , DC Solution , Analog Simulation , simulatiom , Spectre , Spectre X Simulator

Virtuoso Meets Maxwell: How to Perform an XOR Operation on a Package Design Interchanged…

While Allegro Package Designer Plus together with SiP Layout Option is and continues…

skai 16 Dec 2021 • 7 min read
XOR SiP against OA Form , SiP , Void , XOR , Physical Verification System (PVS) , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Annotation Browser , Virtuoso RF Solution , Virtuoso RF , Layers Assistant , oa , SiP Layout Option , ICADVM20.1 , layers , PVS , connectivity

Virtuosity: Custom IC Design Flow/Methodology – Introduction

Read this blog for an introduction to the Custom IC Design methodology and the key…

Ashish Patni 15 Dec 2021 • 3 min read
Pegasus Verification System , Virtuoso Schematic Editor , Analog Design Environment , ADE Explorer , Virtuoso Space-based Router , AMS in ADE , VSR , AMS Designer , Rapid Adoption Kit , Analog Simulation , ADE , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Spectre , ViVA , Quantus Extraction Solution , Virtuosity , ICADVM20.1 , AMS simulation , Quantus , Custom IC Design , Virtuoso Layout Suite EXL , Virtuoso Layout Suite , Custom IC , IC6.1.8 , ADE Assembler

Virtuoso ICADVM20.1 ISR22 and IC6.1.8 ISR22 Now Available

The ICADVM20.1 ISR22 and IC6.1.8 ISR22 production releases are now available for…

Virtuoso Release Team 14 Dec 2021 • 2 min read
Cadence blogs , ADE Explorer , Announcement blog , Virtuoso RF Solution , Virtuoso , ICADVM20.1 , IC Release Blog , Custom IC Design , Custom IC , ADE Verifier , IC design , IC6.1.8 , Analog IC Design , ADE Assembler

Virtuosity: Tagging Variables and Corners in Virtuoso ADE Assembler

You can now assign tags to variables and corners in Virtuoso ADE Assembler. Check…

shubhangi upadhyay 9 Dec 2021 • 4 min read
Corner Tags , ADE , Virtuoso Analog Design Environment , Virtuoso , Variable Tags , Virtuosity , ICADVM20.1 , usability , Custom IC Design , Custom IC , IC6.1.8 , ADE Assembler

Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 12 - Using Quview and…

This blog shows how Quantus Geometry Viewer (Quview) can be used to view various…

Parula 2 Dec 2021 • 5 min read
blended , Pegasus Verification System , pegasus , Quantus Connectivity Checker , training , Cadence training , digital badges , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , Cadence Education Services , Quantus , Custom IC Design , online training , Quview

Virtuoso Video Diary: Usability of the Graph Summary Label in Virtuoso Visualization…

Read through this blog to know more about the usability enhancements made to the…

Udit Rajput 29 Nov 2021 • 3 min read
Analog Design Environment , direct measurements , Cadence blogs , cadence , histograms , Virtuoso Visualization and Analysis XL , Virtuoso Analog Design Environment , Virtuoso , Virtuoso Video Diary , usability , Custom IC Design

Virtuosity: Virtuoso Design Intent Notes Now Speak Many Languages

Starting with ICADVM20.1 ISR20, you can write Design Intent notes in languages that…

Mate Zamori 11 Nov 2021 • 2 min read
Virtuoso Design Intent , Virtuoso Schematic XL , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , ICADVM20.1 , Constraints , design intent , Custom IC Design , Custom IC , Virtuoso Layout Suite XL

Virtuoso ICADVM20.1 ISR21 and IC6.1.8 ISR21 Now Available

The ICADVM20.1 ISR21 and IC6.1.8 ISR21 production releases are now available for…

Virtuoso Release Team 25 Oct 2021 • 3 min read
Cadence blogs , ADE Explorer , IC Release , Announcement blog , Virtuoso RF Solution , Virtuoso , ICADVM20.1 , IC Release Blog , Custom IC Design , Custom IC , IC design , IC6.1.8 , Analog IC Design , ADE Assembler

Virtuoso Video Diary: Knowledge Booster Training Bytes Part 11 - Navigating Through…

This blog shows how you can easily navigate through tabbed Training byte channels…

Parula 25 Oct 2021 • 4 min read
blended , channel , Spectre AMS Connector , Spectre AMS Designer , training , Mixed-Signal , digital badges , training bytes , Spectre , Cadence certified , Virtuoso ADE Explorer

Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 10 Virtuoso Schematic…

This Blog shows how the Virtuoso Schematic Editor tool provides numerous capabilities…

Parula 15 Oct 2021 • 3 min read
blended , Virtuoso Schematic Editor , training , Cadence training , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , Cadence Education Services , Custom IC Design , online training

Virtuoso Meets Maxwell: Viewing Your Mesh in EMX Planar 3D Solver

Paying attention to how you mesh your EM structures is as important as quality port…

kfullerton 11 Oct 2021 • 5 min read
Virtuoso 3D Viewer , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Layers Assistant , EMX Models , Electromagnetic analysis , Virtuoso , EMX , Custom IC Design , EMX Solver , Virtuoso Layout Suite , Custom IC , 3D Mesh

Spectre Tech Tips: Big Data with Spectre SQL Database

As a design gets bigger, simulation generates big data. As data gets bigger, so does…

Amaninder 1 Oct 2021 • 3 min read
APS , Dynamic Checks , assert , Spectre , check , static checks

Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 9 Introduction to Virtuoso…

This Blog shows how the Virtuoso Module Generators provide a way to generate multiple…

Parula 16 Sep 2021 • 4 min read
blended , Module Generator , training , Cadence training , digital badges , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , Cadence Education Services , Custom IC Design , online training , Floorplanner
<>
Blog - Title

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information