• Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Featured

When AI Becomes Part of Your Analog Design Workflow

If you design analog or mixed-signal circuits, each silicon generation asks you to…

Corporate
• 6 min read
Virtuoso AI Studio , featured , agentic ai , IP Catalog , analog design

Virtuoso Studio IC25.1 ISR8 Now Available

Virtuoso Studio IC25.1 ISR8 production release is now available for download.

Virtuoso Release Team
• 5 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Analog Design Migration Made Easy With Migration Cockpit

Analog IP remains one of the most valuable and difficult-to-scale assets in semiconductor…

Vinod Khera
• 5 min read
featured , analog IP , Automated test bench migration , parasitic aware optimization , Front to back Analog Migration
Analog/Custom Design
Latest blogs

Virtuosity: Accelerate Your EM-IR Closure with Voltus-XFi Custom Power Integrity…

This blog gives you some very good reasons to upgrade your EM-IR solution to Voltus…

• 4 min read

Virtuoso ICADVM20.1 ISR31 and IC6.1.8 ISR31 Now Available

The ICADVM20.1 ISR31 and IC6.1.8 ISR31 production releases are now available for…

• 2 min read
Cadence blogs , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , Virtuoso , ViVA , ICADVM20.1 , IC Release Blog , Custom IC Design , IC6.1.8 , Cadence Community , ADE Assembler

Spectre Tech Tips: Addressing Common Spectre EMIR Problems

Spectre EMIR, the simulation engine inside Voltus-XFi, provides the IR drop and EM…

• 4 min read

Knowledge Booster Training Bytes — Registrations Open: Enhancing Layout Productivity…

Virtuoso®︎ Concurrent Layout (CLE) is a layout editing environment that enables designers…

• 3 min read

Virtuoso Meets Maxwell: Excluding Cells in the Schematic-Driven Flow

In a complex design, a solution combining RC extraction-based method with an electromagnetic…

• 4 min read
EM Solver , Virtuoso Meets Maxwell , Virtuoso RF Solution , Electromagnetic analysis , Quantus Extraction Solution , Excluded Cells , Clarity 3D Solver , EMX Solver

The Year That Was: Knowledge Booster Training Bytes Blog and Video Highlights from…

This blog takes us back into 2022 and highlights some top blogs, trainings, and…

• 4 min read
Physical verification , blended training , pegusas , Knowledge Booster , Virtuoso Analog Design Environment , digital badges , training bytes , Virtuoso , Spectre , Custom IC Design , online training , Virtuoso Layout Suite

Start Your Engines: Speed Up your Analog Mixed-Signal Verification

You can speed up your analog mixed-signal verification by leveraging the Spectre…

• 6 min read
AMS , mixed signal design , ADE Explorer , AMS Designer , ADE , Mixed-Signal , Virtuoso Analog Design Environment , analog/mixed-signal , Spectre , AMS simulation , AMS Verification

Spectre Tech Tips: Handling Differential Matching Circuits in Spectre X

For differential matching circuits, it's customary not to perform RC reduction.

• 2 min read
Circuit simulation , Spectre Circuit Simulator , Spectre X Simulator

Virtuoso ICADVM20.1 ISR30 and IC6.1.8 ISR30 Now Available

The ICADVM20.1 ISR30 and IC6.1.8 ISR30 production releases are now available for…

• 2 min read
Cadence blogs , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , Virtuoso , custome IC , ViVA , ICADVM20.1 , IC Release Blog , Custom IC Design , IC6.1.8 , Cadence Community , ADE Assembler

Start Your Engines: Running Post-Layout Mixed-Signal Simulations with a More Complex…

Cadence ®︎  Spectre ®︎  With the DSPF-in-the-middle feature, designers can easily…

• 2 min read
AMS , AMS Designer , Start Your Engines , DSPF , Mixed-Signal , AMS simulation , Custom IC Design

Spectre Tech Tips: Dynamically Changing Spectre X Solver Settings

Spectre APS supports dynamically changing errpreset or reltol during a transient…

• 3 min read
Circuit simulation , spectre x , SPICE

Start Your Engines: Mixed-Signal Behavioral Modeling Review and Coaching

AHDL Linter utility checks analog behavioral code for modules and highlights the…

• 5 min read
AMS , ADE Explorer , AMS Designer , mixed signal solution , Mixed-Signal , Virtuoso Analog Design Environment , analog/mixed-signal , mixed-signal solution , AMS Verification , mixed-signal verification , ADE Assembler

Knowledge Booster Training Bytes – Place and Route Using Virtuoso Placer

Do you know you can do placement of the devices by using Virtuoso Placer, which helps…

• 6 min read
Advanced Node , Virtuoso Placer , analog/mixed-signal , Custom IC Design , Virtuoso Layout Suite EXL , Row-Based Placement

Virtuosity: Annotating Scalar Outputs for Single-Point Simulation in Virtuoso Visualization…

Can scalar outputs for single-point simulation be annotated in the graph window of…

• 3 min read
annotation , Scalar Outputs Annotation , ADE Explorer , Summary Label , Virtuoso Visualization and Analysis XL , Virtuoso Analog Design Environment , ViVA , Virtuosity , Single Point Simulation , ISR26 , Scalar Ouputs , Custom IC Design , Custom IC , IC6.1.8 , ADE Assembler

Knowledge Booster Training Bytes - How to Model Analog Blocks with Verilog-AMS Wreal…

Do you know you can speed up analog or mixed-signal simulations with digital mixed…

• 9 min read
real number modeling , AMS , AMS Designer , training , DMS , training bytes , Spectre , RNM , AMS simulation , xcelium , Modeling , wreal , Custom IC Design , wreal Model , AMS Verification , vams

Virtuoso Meets Maxwell: Are You Telling Me I Can Auto-Generate a Package Schematic…

Yes, you heard that right! You can now auto-generate a package schematic from a package…

• 4 min read
IC Packaging , Footprint , VRF , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF Solution , Virtuoso MultiTech , Package Design in Virtuoso , Virtuoso , RF design

Knowledge Booster Training Bytes - Enhance Layout Productivity with Virtuoso CLE

Do you know you can work in parallel with Virtuoso Concurrent Layout? Click here…

• 6 min read
concurrent layout editing , Knowledge Booster , Virtuoso , CLE , ICADVM20.1

Virtuoso ICADVM20.1 ISR29 and IC6.1.8 ISR29 Now Available

The ICADVM20.1 ISR29 and IC6.1.8 ISR29 production releases are now available for…

• 2 min read
Cadence blogs , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , Virtuoso , ViVA , ICADVM20.1 , IC Release Blog , Custom IC Design , Custom IC , IC6.1.8 , Cadence Community , ADE Assembler

Virtuoso Meets Maxwell: Top of the PoPs! By Exporting the Package Footprint in V…

I’m back again, it has been a while, but guess what… I have a lot of goodies to share…

• 5 min read
IC Packaging , Footprint , VRF , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Virtuoso MultiTech , Package Design in Virtuoso , Virtuoso , RF design

Virtuosity: Custom IC Design Flow/Methodology - Post-Layout Circuit Simulation and…

Read this blog for getting an overview of post-layout circuit simulation & GDSII…

• 6 min read
post-layout simulation , Analog Design Environment , Cadence blogs , ADE Explorer , DSPF , Virtuoso Analog Design Environment , Spectre , ICADVM20.1 , Custom IC Design , IC6.1.8 , ADE Assembler

Spectre Tech Tips: How to Migrate to Spectre X?

Are you still using Spectre APS and you want to migrate to Spectre X? If yes, this…

• 5 min read
spectre aps , Spectre , analog design , spectre x , Spectre X Simulator , verification

Start Your Engines: Clone your AMS Designer Testcases and Rerun them Anywhere

Design Capture and Packaging (DCP) utility lets you isolate, capture and package…

• 5 min read
mixed signal design , AMS Designer , AMSD , Start Your Engines , Mixed-Signal , Design Capture , Cadence Community

Virtuoso ICADVM20.1 ISR28 and IC6.1.8 ISR28 Now Available

The ICADVM20.1 ISR28 and IC6.1.8 ISR28 production releases are now available for…

• 2 min read
Analog Design Environment , Cadence blogs , ADE Explorer , cadence , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Visualization and Analysis XL , Layout EXL , ICADVM20.1 , IC Release Blog , Custom IC Design , Custom IC , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

Spectre Tech Tips: Dynamic Power Density Circuit Check

To ensure an improved reliability and lifetime of devices, the circuit designers…

• 3 min read
spectre aps , Spectre 21.1 , Dynamic Checks , Dynamic design checks , Spectre Circuit Simulator , Spectre , spectre x

Knowledge Booster Training Bytes - Virtuoso Pin-To-Trunk Routing

This blog helps in demonstrating the use of Pin to trunk routing style which helps…

• 4 min read
custom/analog , Virtuoso Space-based Router , VSR , cadence , Routing , Automated Device-Level Placement and Routing , Rapid Adoption Kit , analog , training , Layout Suite , Cadence training , digital badges , Layout , Virtuoso , cadenceblogs , ICADVM20.1 , Cadence Education Services , Custom IC Design , online training , RAKs , Virtuoso Layout Suite , Custom IC , IC6.1.8 , Virtuoso Layout Suite XL

Virtuosity: Driving Super-efficient Chip Design with Voltus-XFi Custom Power Integrity…

This blog introduces the new Voltus-XFi Custom Power Integrity Solution, a transistor…

• 5 min read
Voltus-XFi , EMIR Analysis , featured , EMIR Simulation , EMIR Extraction , Virtuoso Analog Design Environment , Custom IC Design

Virtuosity: Synergize with CLE - Work Concurrently Across Geographies

Concurrent Layout Editing enables more than one designer to work in a hierarchy at…

• 7 min read
concurrent layout editing , Virtuoso , Virtuosity , CLE , ICADVM20.1 , Synergize with CLE

Virtuoso ICADVM20.1 ISR27 and IC6.1.8 ISR27 Now Available

The ICADVM20.1 ISR27 and IC6.1.8 ISR27 production releases are now available for…

• 2 min read
Analog Design Environment , Cadence blogs , ICADVM18.1 , ADE Explorer , cadence , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Visualization and Analysis XL , Layout EXL , Virtuoso Analog Design Environment , ICADVM20.1 , IC Release Blog , Custom IC Design , Custom IC , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL
Blog - Title