• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Chip Design Industry Reaches an AI Inflection Point

    Corporate News: Chip Design Industry Reaches an AI Inflection Point

    Corporate
    Corporate
    The chip design landscape has hit a transformative milestone, one that signals a turning point in how semiconductors are conceived, developed, and brought to market. AI-powered tools, which first emerged as niche solutions in the realm of Electronic ...
    • 8 May 2025
  • Cadence Agentic AI Reduces SoC/System Engineering Time by Months

    Corporate News: Cadence Agentic AI Reduces SoC/System Engineering Time by Months

    Corporate
    Corporate
    The modern design landscape is evolving rapidly, driven by shrinking design cycles, growing complexity, and limited resources. Engineers now rely on AI to tackle these challenges, marking a significant inflection point in chip design. According to TE...
    • 7 May 2025
  • Transforming Chip Design with Agentic AI: Introducing Cadence Cerebrus AI Studio

    Corporate News: Transforming Chip Design with Agentic AI: Introducing Cadence Cerebrus AI Studio

    Corporate
    Corporate
    The industry's first agentic AI, multi-block, multi-user SoC design platform To address the requirement of designing extremely complex semiconductor chips with aggressive schedules, highly competitive design targets, and few design experts, Cadence ...
    • 7 May 2025
  • Virtuoso Studio IC23.1 ISR14 Now Available

    Analog/Custom Design: Virtuoso Studio IC23.1 ISR14 Now Available

    Virtuoso Release Team
    Virtuoso Release Team
    Virtuoso Studio IC23.1 ISR14 production release is now available for download.
    • 7 May 2025
  • UALink: Powering the Future of AI Compute

    Verification: UALink: Powering the Future of AI Compute

    Sangeeta Soni
    Sangeeta Soni

    On April 25, the UALink Consortium officially released the UALink 200G 1.0 Specification, marking an important milestone with support from key hyperscaler market players. It enables a low-latency, high-bandwidth fabric that supports hundreds of accelerators in a pod and facilitates simple load-and-store semantics.

    Motivation Behind UALink

    The rapid evolution of Artificial Intelligence (AI) and Machine Learning (ML) is…

    • 5 May 2025
  • Linux-Based Audio Platform with Cadence Tensilica HiFi 5

    SoC and IP: Linux-Based Audio Platform with Cadence Tensilica HiFi 5

    Vinod Khera
    Vinod Khera
    A Linux-based audio platform with Cadence Tensilica HiFi 5 enables rapid algorithm development, reducing time to market. The audio technology sector is progressing swiftly, largely driven by a rising demand for intelligent, immersive, and energy-effi...
    • 5 May 2025
  • BoardSurfers: Training Insights: Advanced Design Verification with RAVEL

    System, PCB, & Package Design : BoardSurfers: Training Insights: Advanced Design Verification with RAVEL

    ACat299612
    ACat299612

    boardsurfersRAVEL, which stands for Relational Algebra Verification Expression Language, is designed for implementing system-in-package design rules. It builds on a relational view of the design data and is declarative in nature. RAVEL enables programmers to create new rules for the Allegro X PCB Editor and Allegro X Advanced Package Designer (APD) databases.

    The updated online course for the RAVEL programming language introduces…

    • 5 May 2025
  • Exploring Turbulence: An Introductory Approach

    Computational Fluid Dynamics: Exploring Turbulence: An Introductory Approach

    Gaurav
    Gaurav
    Key Points Turbulence is a widespread phenomenon that occurs across many scales, from microscopic to large-scale flows. It involves chaotic, irregular fluid motion, typically featuring swirling structures like vortices and eddies. Turbulence signifi...
    • 5 May 2025
  • Semiconductors: Pioneering Extraordinary Growth in the 20th Century

    Digital Design: Semiconductors: Pioneering Extraordinary Growth in the 20th Century

    Udaya Shankar
    Udaya Shankar

    Semiconductors have revolutionized the world, powering everything from smartphones to space shuttles. But how did this incredible journey begin, and where is it headed? Welcome to Semiconductor 101 training, where we explore the fascinating evolution of semiconductor technology and its impact on our lives.

    This course will introduce you to where semiconductors started and give you insights into where the semiconductor…

    • 5 May 2025
  • CadenceLIVE 2025: The Field Guide for Defense Digital Engineering

    SoC and IP: CadenceLIVE 2025: The Field Guide for Defense Digital Engineering

    Adam Sherer
    Adam Sherer

    Modern microelectronics is a new operating theater for many in the Defense Industrial Base (DIB). It’s no longer a question of if but how to modernize. CadenceLIVE is replete with technical papers and keynote vision that form the field guide the DIB needs to move forward boldly.

    While the full agenda has many worthy technical papers, I’ve used my experience as a principal investigator on multiple Defense programs…

    • 1 May 2025
  • Microlearning: The Snackable Knowledge Training Videos

    Digital Design: Microlearning: The Snackable Knowledge Training Videos

    P Saisrinivas
    P Saisrinivas

    Are you looking to level up your digital design skills—one byte at a time? Ohoo! I am supposed to ask this question at the end of this blog.

    Ever feel like your brain is a sponge that’s just not soaking up enough? Or maybe you have tried to learn something new and ended up feeling like a cat chasing a laser pointer—excited but ultimately confused? Fear not, my friend! Microlearning is here to save the day, and it…

    • 30 Apr 2025
  • System Analysis Knowledge Bytes - Optimizing LPDDR5X Performance with Sigrity X

    System, PCB, & Package Design : System Analysis Knowledge Bytes - Optimizing LPDDR5X Performance with Sigrity X

    ShivaShankarM
    ShivaShankarM
    This blog post explores the capabilities of Cadence Sigrity X Advanced SI in designing and simulating reliable and high-performance LPDDR5X systems. LPDDR5X is a critical component in modern computing systems, offering higher data rates, improved power efficiency, and reduced latency compared to LPDDR5. The post highlights the key differences between LPDDR5 and LPDDR5X, and demonstrates how to use Sigrity X Advanced SI…
    • 30 Apr 2025
  • Time-of-Flight Decoding with Tensilica Vision DSPs

    SoC and IP: Time-of-Flight Decoding with Tensilica Vision DSPs

    SriramK
    SriramK

    Today, let's break down time-of-flight (ToF) and how Tensilica Vision DSPs can be leveraged for depth sensing.

    So, ToF? It's all about measuring depth. We've got two main types: Direct ToF (dToF) and Indirect ToF (iToF). dToF is like shouting and waiting for the echo—it measures the actual time it takes for light to bounce back.

    Then there's iToF, where one figures out distance by comparing the phase…

    • 29 Apr 2025
  • eMMC: The Embedded Storage Powering On-Device AI

    Verification: eMMC: The Embedded Storage Powering On-Device AI

    Dharini S
    Dharini S

    In today's world of increasingly intelligent devices, efficient and reliable storage is paramount. Embedded MultiMediaCard (eMMC) has emerged as a crucial component that acts as the internal solid-state non-volatile storage for a wide range of devices handling on-device AI processing. Think of it as a compact, high-performing internal drive built directly into your phone, smart camera, or other embedded systems. This…

    • 28 Apr 2025
  • Using PSS Registers with Perspec for Portable Programming Sequences

    Verification: Using PSS Registers with Perspec for Portable Programming Sequences

    ZeevK
    ZeevK

    When you use Cadence’s Perspec System Verifier and the Portable Test and Stimulus Standard (PSS) to model your system, you will likely need a way to operate on the memory-mapped registers of various programmable devices within your system. This blog will guide you through the following processes:  

    • Creating your PSS register model (or translating existing register metadata to PSS using Perspec’s pss_gen utility…
    • 28 Apr 2025
  • Cadence to Power the Fourth Industrial Revolution in Collaboration with NVIDIA

    Corporate News: Cadence to Power the Fourth Industrial Revolution in Collaboration with NVIDIA

    Tanushri Shah
    Tanushri Shah
    The convergence of artificial intelligence (AI), robotics, and the internet of things (IoT) has brought about the fourth industrial revolution. It's reshaping how we design, manufacture, and interact with the world. At the heart of this era lies ...
    • 25 Apr 2025
  • Cadence San Jose Hosts JEDEC LPDDR Task Group Meeting

    SoC and IP: Cadence San Jose Hosts JEDEC LPDDR Task Group Meeting

    Shyam Sharma
    Shyam Sharma

    Low-power DDR (LPDDR) SDRAM has been one of the most widely used memories in the semiconductor market today. It’s used in a diverse set of applications that spans mobile/handheld devices, IoT, client and server, automotive, Virtual Reality/gaming consoles, robotics, data centers, and AI applications, just to name a few.

    On April 9 and 10, 2025, Cadence San Jose hosted the JEDEC LPDDR Task Group face-to-face meeting…

    • 24 Apr 2025
  • Custom Analog IP Migration in Virtuoso Studio

    Analog/Custom Design: Custom Analog IP Migration in Virtuoso Studio

    ErinGrant
    ErinGrant

    Join Cadence Training and presenters from our CIC experts for this free technical Training Webinar.  
     
    The porting of a custom IP block to a new silicon process has traditionally been a manual process. However, the introduction of new algorithms in Cadence’s Virtuoso Studio, including AI/ML techniques, provides a step change in productivity for design migration.  
     
    This webinar demonstrates three steps for design migration…

    • 23 Apr 2025
  • Efficient Automotive Electronic Component Design and Analysis

    System, PCB, & Package Design : Efficient Automotive Electronic Component Design and Analysis

    MSATeam
    MSATeam

    In the automotive industry, there is zero tolerance for field failures, as human safety is at stake. Given the rapid evolution of the electric vehicle (EV) and autonomous driving technologies, it is critical to accelerate the development of robust designs to remain competitive.

    Simulation of the PCB and IC package components within complex electronic automotive systems plays a pivotal role in ensuring that designs meet…

    • 22 Apr 2025
  • Cadence Microwave Office によるミックスモード・アウトフェージング増幅器の設計

    RF /マイクロ波設計: Cadence Microwave Office によるミックスモード・アウトフェージング増幅器の設計

    RF Design Japan
    RF Design Japan
     近年の通信システムにおいて、基地局増幅器は高周波化・広帯域化が進み、高効率デバイスの開発が進められています。その中で負荷変調を用いた高効率化・広帯域化が注目されています。住友電気工業株式会社では、様々な回路構成の研究に取り組んでおり、将来の増幅器技術の一つであるアウトフェージング増幅器の設計手法が検討されています。アウトフェージング増幅器は、2つの増幅器の出力が互いの負荷インピーダンスを変調し、互いの動作に影響を与えるため、設計が困難です。住友電気工業株式会社は、アウトフェージング増幅器の設計...
    • 22 Apr 2025
  • PCIe NOP Debug Flit as a dedicated Debug Channel

    Verification: NOP Flit Payload: A Dedicated Debug Channel

    Geeta Arora
    Geeta Arora
    Modern PCIe systems are complex, with high-speed data transfer and intricate protocols. Traditional debug methods often struggle to provide the necessary granularity and real-time visibility into link behavior. Transient issues, timing-sensitive erro...
    • 18 Apr 2025
  • Silicon Skylines: Crafting the Future of Electronics

    Digital Design: Silicon Skylines: Crafting the Future of Electronics

    Neha Joshi
    Neha Joshi

    The world of Electronic Design Automation (EDA) is fascinating, where we transform humble grains of sand into sophisticated silicon chips that power our modern lives. Imagine this journey as a grand adventure, akin to building a bustling city from scratch. Buckle up as we take you through the highlights of our latest course, "Introduction to Electronic Design Automation.

    Imagine standing on a beach surrounded by…

    • 17 Apr 2025
  • NepTech – Tackling Marine Decarbonization with Fidelity CFD

    Corporate News: NepTech – Tackling Marine Decarbonization with Fidelity CFD

    Tanushri Shah
    Tanushri Shah
    Maritime transport is the backbone of international trade. It’s responsible for transporting over 80% of global goods, making it critical for commerce and trade. At the same time, it’s the world’s sixth-largest emitter of greenhouse...
    • 17 Apr 2025
  • Cadence and Kyle Juszczyk Partner with Veggielution for Earth Month Event

    Corporate News: Cadence and Kyle Juszczyk Partner with Veggielution for Earth Month Event

    Corporate
    Corporate
    Forty volunteers from Cadence and the San Francisco 49ers participated in farm projects to promote community engagement and climate innovation. In celebration of Earth Month, the Cadence Giving Foundation has partnered with San Francisco 49ers fullba...
    • 16 Apr 2025
  • HBM4 Boosts Memory Performance for AI Training

    SoC and IP: HBM4 Boosts Memory Performance for AI Training

    Frank Ferro
    Frank Ferro

    The recent HBM4 specification announced by JEDEC is great news for developers of AI training hardware. HBM4 is the latest specification in the rapidly evolving High Bandwidth Memory (HBM) DRAM standard, providing 2TB/s of memory performance and higher density up to 64GB (32Gb 16-high), according to JEDEC. "The advancements introduced by HBM4 are vital for applications that require efficient handling of large datasets…

    • 16 Apr 2025
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information