Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Analog/Custom Design

Waveform Thumbnails

Wouldn't it be great if you could see your plots directly on the schematic? Well…

• 2 min read
Explorer , waveforms , waveform thumbnails

Academic Network

Open Source Raspberry Pi Design Files for Allegro and OrCAD Tools

The Raspberry Pi has firmly established itself as a household name by providing a…

• 2 min read
university , Cadence Academic Network , university program

Breakfast Bytes

Seamless Verification

At DAC, Cadence had their now traditional verification lunch. Brian Fuller returned…

• 6 min read
DAC 2016 , DAC , palladium z1 , virtual platform , Palladium , dac53 , Emulation , FPGA prototyping , simulation , Breakfast Bytes , Formal verification , verification

Academic Network

Cadence Technology Days at MIET

On 21 April, Cadence and the Moscow Institute for Electronics Technologies (MIET…

• 1 min read
MIET , Cadence Academic Network , academic workshop , academia , Russia

Academic Network

Visiting KAUST

Cadence Academic Network is a worldwide activity; therefore, the team members are…

• 2 min read
university , Cadence Academic Network , academic workshop , KAUST

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Fiber Weave Effect—Zig-Zag Routing? New Capabilities…

The 16.6-2015 Allegro PCB Editor release introduces the interactive conversion of…

• 3 min read
PCB , PCB Layout and routing , Allegro GUI , Allegro 16.6 , Routing , SPB , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro

Academic Network

Academic Track at CDNLive EMEA

From May 2 to May 4, Cadence once again hosted their hugely popular user conference…

• 2 min read
Cadence Academic Network , CDNLive , MEMS Design Contest , CDNLive EMEA

SoC and IP

Compatibility Is Good, But Compliance Is Better—Certifying for VESA DisplayPort

For all IP providers, the ultimate proof of quality of their product is certification…

• 1 min read
IP , Jacek Duda , DisplayPort , MHL , USB , compliance , VESA , HDMI , Alternate Mode , certification

Whiteboard Wednesdays

Whiteboard Wednesdays—Vision Systems and Neural Networks

In this week's Whiteboard Wednesdays video, Chris Rowen discusses using neural networks…

• less than a min read
Whiteboard Wednesdays , vision systems , IP , Chris Rowen , Tensilica , neural networks

Breakfast Bytes

An Steegen: Controlling the Semiconductor Funnel

Last week I was in Belgium for imec's international technology forum (ITF). For me…

• 4 min read
itf2016 , IBM , an steegen , imec , 5nm , 7nm , 10nm

Analog/Custom Design

Virtuoso Video Diary: Redesigned Virtuoso Forms

Enhanced User Experience with Redesigned Virtuoso Forms Research and customer…

• 3 min read
gui , Redesigned Forms , Virtuoso Space-based Router , User Experience , Virtuoso Layout Suite L , Layout , Virtuoso , Schematic Editor , VLS L , user interface , Schematic

Breakfast Bytes

Securing the IoT for Billions of Possible Intrusion Points

At the Linley IoT conference a few weeks ago, one of the presentations was by NXP…

• 3 min read
security , NXP , linley group , encryption , Linley , Breakfast Bytes , linley iot conference

Breakfast Bytes

Lip-Bu's Fireside Chat with Ed Sperling—With Real Fire

Usually the phrase "fireside chat" is just a figure of speech, but Wednesday's came…

• 7 min read
Ed Sperling , DAC 2016 , DAC , EDA , Lip-Bu Tan , semiconductor IP , Design Automation Conference , Breakfast Bytes , 53dac

Breakfast Bytes

DAC News, Wednesday

The last day of the DAC tradeshow is the best...said nobody ever. After two days…

• 9 min read
DAC 2016 , DAC , Apple , AMD , Denali Party , dac53 , Lip-Bu Tan , netflix , Breakfast Bytes , 53dac

Breakfast Bytes

DAC News, Tuesday

Tuesday, the second day of DAC. Last night I learned that in Texas there is a third…

• 8 min read
DAC 2016 , DAC , risc-v , GPU , NVIDIA , dac53 , barbecue

Analog/Custom Design

Analog Design Resonance: When a Plan Comes Together

Yes, indeed, we all love it when a plan comes together. A plan for running all the…

• 3 min read
Run Plans , maestro , ADE , Virtuoso Analog Design Environment , Custom IC Design , ADE Assembler

Breakfast Bytes

DAC News, Monday

Monday is always a hectic start to DAC. If you have been in the industry for decades…

• 7 min read
dac2016 , DAC , NXP , Heart of Technology , lars reger , Lucio Lanza , cadence verification lunch , 53dac

Breakfast Bytes

DAC News, Sunday

Gary Smith EDA Traditionally the start of DAC is a short presentation by Gary…

• 5 min read
DAC 2016 , DAC , Gary Smith EDA

Verification

How to Find Where Declared e Entities Are Used

The e Reflection API allows you to perform various queries on entities in your own…

• 4 min read
IEEE 1647 , funtional verification , Specman , Functional Verification , e , e language , Funcional Verification , specman elite , IES
CDNS - Fix Layout Hompage