Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Digital Full Flow for 5/7nm

One constant in the semiconductor and EDA industries is, of course, Moore's Law.…

• 4 min read
Genus , P&R , Tempus , Voltus , Innovus , digital full flow , Synthesis , full flow

Analog/Custom Design

Virtuoso Meets Maxwell: Bumps, Bumps.... Where Are My Bumps?

Bumps are central to the Virtuoso MultiTech Framework solution. Bumps provide a connection…

• 3 min read
ICADVM18.1 , Edit-in-Concert , Co-Design , Virtuoso Meets Maxwell , Virtuoso RF , Layout EXL , stacked solution , Custom IC Design , bumps

Breakfast Bytes

Another Year of CadenceLIVE—with Updated Schedule

It's not strictly true that it is another year of CadenceLIVE since we called the…

• 3 min read
CDNLive , cadencelive

Verification

RAK Attack: Better Driver Tracing, Faster Palladium Build Time, UVM Register Map…

Looking to learn? There's a bunch of new RAKs (Rapid Adoption Kits) available online…

• 2 min read
Rapid Adoption Kit , IXCOM , RAK , Indago , JasperGold

Breakfast Bytes

Another Year, Another Book of Breakfast Bytes

There is a new edition of A Year of Breakfasts. How do you get a copy? You can get…

• 3 min read
a year of breakfasts , book

The India Circuit

Is Every Day Really Women's Day? Yes And No.

This week had a plethora of posts and articles on International Women's Day (IWD…

• 2 min read
Women Of Cadence , International Women's Day , EachForEqual , Women in Technology

Breakfast Bytes

Breakfast Nibbles: Predictions for 2020...Plus How Did I Do in 2019?

Last year in my post Breakfast Nibbles: Predictions for 2019 , I made various predictions…

• 3 min read
5G , Automotive , predictions , deep learning , cloud , EUV , nibbles

System, PCB, & Package Design 

BoardSurfers: Training Insights: Creating Custom Reports using ‘Extract’

You must deal with many reports in your daily life – for your health, financial accounts…

• 2 min read
Allegro PCB Editor

Breakfast Bytes

Exponential Growth

In the semiconductor industry, we've been dealing with the exponential growth associated…

• 5 min read
exponential , rule of 70 , moore's law

System, PCB, & Package Design 

IC Packagers: The Different Types of Mirrors

I’m not talking about carnival funhouse mirrors, but rather the different options…

• 7 min read
Allegro Package Designer

Breakfast Bytes

The Future's So Bright You've Gotta Wear Shades

The Cadence website looks different, doesn't it? We are obviously in the middle of…

• 2 min read
computational software , website , intelligent system design , branding

Analog/Custom Design

Virtuoso Meets Maxwell: Common Goal for One Flow, Acquisitions Strengthen RF Flo…

Seven months ago, I pointed out the ongoing need for change, or revolution, in high…

• 3 min read
integrand , ICADVM18.1 , Virtuoso New Design Platform , awr , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Advanced Node , Virtuoso RF , Electromagnetic analysis , EMX , RF design , microwave office , Custom IC Design , Virtuoso Layout Suite , acquisitions

Breakfast Bytes

International Women's Day and Mentoring Women at Cadence

March 8 is International Women's Day, this year falling on a Sunday. When you read…

• 5 min read
International Women's Day , mentoring

Breakfast Bytes

Sunday Brunch Video for 8th March 2020

https://youtu.be/oAtYdiwqPIw Made in front of my TV (camera Carey Guo) Monday: FCC…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

极致PCB设计全流程 | 技巧一：如何设置参数定制最佳视窗

设计图纸导入 之后，我们即将启动PCB设计，如何使我们的设计过程能更加得心应手？ 请紧跟我们的学习内容，本期将分享设计工具的参数设置，使我们更好掌控设计（演示工具为Allegro…

• less than a min read
PCB , Chinese blog , training , PCB设计 , 中文 , 直播网课 , online training , Allegro , 专家培训

Digital Design

Library Characterization Tidbits: Exploring Intuitive Means to Characterize Large…

Let’s review a key characteristic feature of Cadence Liberate AMS Mixed-Signal Characterization…

• 3 min read
Liberate AMS , video , library generation , pin capacitance , Mixed-Signal , library characterization , shell libraries , Liberate Characterization Portfolio , Liberty , Virtuoso ADE Explorer , Virtuoso ADE Assembler

System, PCB, & Package Design 

IC Packagers: Five Steps to IC-Driven Package Design

They say Moore's law is slowing. It may be slowing but it is still running - it has…

• 5 min read
Allegro Package Designer

Analog/Custom Design

Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 2

Learn more about Cadence Education Services with this blog, which includes a list…

• 4 min read
digital badges , training bytes , Virtuoso , Virtuoso Video Diary , Virtuoso Layout

Breakfast Bytes

Razor Blades, Banking, and Antitrust

One person whose opinions I value is Ben Thompson of Stratechery. He produces a daily…

• 11 min read
ftc , stratechery , antitrust
CDNS - Fix Layout Hompage