Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

SoC and IP

Sign Up for Linley Mobile Conference – See Chris Rowen

If you’ve never heard of the Linley Mobile Conference , you’ve been missing out on…

• 1 min read
wireless , sensor fusion , always on , always alert , sensors , Fusion , Tensilica , sensing , Linley Mobile Conference , context triggers

Analog/Custom Design

Virtuosity: 19 Things I Learned in March 2015 by Browsing Cadence Online Support

1. Cadence Online Support has a sleek new design along with support for iPAD and…

• 3 min read
CDNLive , guard ring , ADE XL , ADE , OASIS , ViVA , DRD , FinFET , Custom IC Design , Schematic

System, PCB, & Package Design 

Power Integrity Solution Spans Multiple PCBs and Packages

When designing next-generation products, the common theme is "faster, smaller, cheaper…

• 2 min read
PCB , electronics design , Power Integrity , IR Drop analysis , Power Delivery Network , electrical thermal co-simulation , Thermal Analysis , PCB design , Sigrity , Allegro PCB Editor , PowerDC , Allegro

System, PCB, & Package Design 

Customer Support Recommended—Design and Simulation of Full Bridge DC-DC SMPS Using…

Switched Mode Power Supplies (SMPS) are used extensively in most of the power conversion…

• 4 min read
customer support , AMS simulator , PSPICE , Customer Support Recommended , PCB design , AMS simulation , SPB16.5 , Allegro

Whiteboard Wednesdays

Whiteboard Wednesdays - LPDDR4 IP Verification Challenges

In this week's Whiteboard Wednesdays video, YJ Patil discusses the challenges of…

• less than a min read
memory protocols , IP , Mobile SoCs , LPDDR4 , LPDDR4 IP , verifying IP

SoC and IP

Call for Papers for MemCon Now Open

What’s the biggest conference for everything related to memories? If you answered…

• 1 min read
Verification IP , DDR4 , MemCon , LPDDR , VIP , memory IP , Denali , Design IP and Verification IP , memories

SoC and IP

Mobile World Congress: Enabling Systems with Sensor Fusion, DSPs

BARCELONA, Spain—We hear a lot about sensor fusion and the applications that it can…

• 1 min read
DSP , sensor fusion , #MWC15 , cadence , Freespace , Mobile World Congress , Tensilica , Hillcrest Labs

Digital Design

High-Level Synthesis: Why Now?

March 27, 2015 – With a title like “Why Now?”, you might expect this to be a sales…

• 2 min read
High-Level Synthesis , EDA , Forte , Stratus , HLS

Whiteboard Wednesdays

Whiteboard Wednesdays—The Power of WiGig (802.11ad)

In this week's Whiteboard Wednesdays video, Bob Salem explains WiGig (IEEE 802.11ad…

• less than a min read
wireless , Whiteboard Wednesdays , interfaces , 802.11ad , wiGig

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Highlight Nets Associated with Component? It…

With the 16.6 Allegro PCB Editor release, a simplified method to highlight or de…

• less than a min read
PCB Layout and routing , Allegro GUI , Allegro 16.6 , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor

SoC and IP

Link Training: Establishing Link Communication Between DisplayPort Source and Sink…

Link training is the first stepping stone to enabling the communication channel between…

• 2 min read
Verification IP , VIP , DisplayPort , Link Training , Design IP and Verification IP

SoC and IP

ARM-Cadence IP Deal Propels Engineering Innovation Ahead: Martin Lund

On March 18, Cadence and ARM announced a groundbreaking deal that provides reciprocal…

• 6 min read
IP , electronic system design , cadence , systems engineering , IP design , ip cores , interoperability , ARM

Whiteboard Wednesdays

Whiteboard Wednesdays—Cognitive Layering Technique for Low-Energy, Sensor-Rich D…

In this week's Whiteboard Wednesdays video, Chris Rowen talks about techniques for…

• less than a min read
Whiteboard Wednesdays , IP , IoT , sensors , Tensilica , always-on , power

SoC and IP

Mobile World Congress: Two New Audio IP Announcements

BARCELONA, Spain—Mobile World Congress is not surprisingly focused on mobile devices…

• less than a min read
DTS , #MWC15 , cadence , audio , audio subsystems , Mobile World Congress , IP design , Tensilica , HiFi Audio , MaxxVoice

Whiteboard Wednesdays

Whiteboard Wednesdays—Major Enhancements of the PCIe Gen 4 Specification

In this week's Whiteboard Wednesdays video, Sandeep Brahmadathan talks about the…

• less than a min read
Whiteboard Wednesdays , IP , PCIe Gen4 , bandwidth , PCI Express , power

Life at Cadence

A Great Place to Do Great Work: Celebrating Our First Year on the FORTUNE List of…

Innovation starts with our people. For over 25 years, Cadence has been a leader…

• 4 min read
cadence , Fortune , GPTW , Lip-Bu Tan , Fortune 100 best companies to work for , great place to work

SoC and IP

IP Requirements for Verifying CHI-Based Designs

Just as IP components offload design effort, verification IP (VIP) components offload…

• 2 min read
Verification IP , Interconnect Validator , IVD , CHI , VIP , Design IP and Verification IP , CHI VIP

SoC and IP

Mobile World Congress: A Decade of Change in IP Innovation

BARCELONA, Spain—In the past decade, immense change has come to mobile electronic…

• 1 min read
electronic system design , #MWC15 , cadence , Steve Roddy , Mobile World Congress , Tensilica , mobile , IC design

Analog/Custom Design

Virtuosity: 12 Things I Learned In February by Browsing Cadence Online Support

Application Notes 1. Voltus-Fi Power Analysis Support and Power Grid View Generation…

• 3 min read
AMS Designer , PSPICE , Voltus , Layout , Constraints , FinFET , VLS XL
CDNS - Fix Layout Hompage