Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

System, PCB, & Package Design 

What's Good About Cavity Support in APD? You'll see for yourself using the SPB16…

No - we're not talking teeth, candy, and cavities here ... Many customers have been…

• 3 min read
SPB 16.2 , APD , PCB design

Verification

Finding the Opportunities in ESL

I came to DAC 2009 looking for the industry trends in ESL, because as we all know…

• 2 min read
DAC 2009 , virtual platform , System Design and Verification , ESL High Level Synthesis

Verification

Day 1 of DAC is a Wrap

Well, it was a half day at DAC for me as I suffered a 2 hour flight delay from Minneapolis…

• 3 min read
DAC , TLM 2.0 , System C , OSCiI , System Design and Verification

Analog/Custom Design

Things You Didn't Know About Virtuoso: Customizing the Library Manager

I've told you in previous postings about some new features in Virtuoso IC6.1 which…

• 3 min read
IC 6.1 , Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Verification

Customer Questions About TLM-driven Design and Verification

In the latest blog published by Ron Wilson there were two questions about our TLM…

• 1 min read
System Design and Verification , TLM 2.0 , System C , C-to-Silicon , high level synthesis

Verification

DAC 2009 News: Specman 9.2 Highlights + Beta Program Invitation

Specmaniacs, With the start of DAC 2009, Team Specman is excited to finally be able…

• 1 min read
DAC , IntelliGen , Specman , Functional Verification , simvision , OVM e , e , SystemC , IES-XL

SoC and IP

Rethinking SSDs?

NAND Flash's SSD Vision: Wholesale replacement of HDDs by SSDs in the huge market…

• 7 min read

Verification

FSM Mnemonics Maps (Enums) in SimVision Using Verilog 1364

The mighty FSM – you first learned it when you were a young pup at University (some…

• 1 min read
SystemVerilog , debug , Functional Verification , simvision , Verilog , IES

Digital Design

Reducing Risk and Improving Productivity with the Cadence InCyte Chip Estimator and…

I'm looking forward to heading out to San Francisco next week for the 46th Design…

• 1 min read
DAC , Digital Implementation , Cadence InCyte Chip Estimator , Encounter Digital Implementation System 8.1

Verification

DAC '09 for the Specmaniac

The following are the "must see" items for Specmaniacs lucky enough to get travel…

• 3 min read
DAC , Specman , Functional Verification , OVM e , e , Mike Stellfox , Jason Andrews

System, PCB, & Package Design 

What's Good About Allegro's Placement Application Mode? - Look to SPB16.2 and See

In prior releases, Allegro PCB Editor does not provide the user the ability to place…

• 5 min read
Allegro 16.2 , PCB Editor , PCB design

Verification

At DAC Next Week

Yours truly will be at the big show next week, and I hope that all of you in the…

• 1 min read
DAC , Specman , Functional Verification , OVM , OVM e , DVcon

Verification

Simulation of Voltage Scaling for Dynamic Power Reduction

Some background info: In a previous blog , I introduced: DVFS (Dynamic Voltage…

• 2 min read
Low Power , Real Value Modeling , Functional Verification , Advanced Node , wreals , Mixed-Signal , Signal Integrity , verification

Verification

It's DAC Time Again!

By now, you've probably seen that Cadence is participating quite heavily in DAC this…

• 2 min read
DAC , Functional Verification , verification

Verification

Specman And The Cadence ESL+TLM News

Recently our colleagues on Team ESL announced a new TLM-Driven Design and Verification…

• 2 min read
IEEE 1647 , DAC , Specman , TLM , Verification methodology , Functional Verification , simvision , OVM e , e , Aspect Oriented Programming , eRM , Incisive Enterprise Simulator (IES) , ESL , AOP , IES-XL

Analog/Custom Design

DesignCon 2010 Call for Papers

Hello, As a member of the technical committee and as the chair member for the Analog…

• less than a min read
DesignCon , Advanced Node , Mixed-Signal , RF design , mixed signal , Custom IC Design

Verification

What is Next for SystemC?

Let your voice be heard at the North American SystemC Users Group interactive Town…

• 1 min read
TLM , System Design and Verification , OSCI , SystemC , high level synthesis , HLS

Verification

The Scoop on Tracking & Validating Formal Assumptions – You Don’t Need to Assume

" Tackling formal assumptions through verification planning " is a recent article…

• less than a min read
funtional verification , ABV , Verification methodology , metric driven verification (MDV) , Functional Verification , Formal Analysis , Coverage-Driven Verification , Incisive , Enterprise Manager , Enterprise Planner , coverage driven verification (CDV) , Functional Verificatioa , verification

Verification

North American SystemC User's Group Co-Located at DAC 2009

We've been hearing about SystemC for a while. It's a great language! What's it great…

• less than a min read
OSCI , Analysis , SystemC , NASCUG , System Design and Verification
CDNS - Fix Layout Hompage