Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
• 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
• 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
• 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA

Corporate News

Honda + Cadence = Physical AI (part 2): Where Physical AI Will Be Won

Hello everyone, I'm Atsushi Ogawa, Center Head of HGR. The real challenge of physical…

Corporate
• 8 min read
featured , physical ai , HGR , AI , Honda
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

TLM-Driven Design and Verification Solution

At this week's CDNLive! Japan we made an important press release announcement about…

• 2 min read
TLM-driven design , Calypto , Incisive , System C , TDM , C-to-Silicon , ARM , System Design and Verification

System, PCB, & Package Design 

What's Good About ABIML in PCB SI? It's in SPB16.2!

First - ABIML is an acronym for A lgorithm- B ased I nterconnect M odel L ibrary…

• 3 min read
SI , SPB 16.2 , ABIML , PCB design , Allegro

Verification

Tips on Using e Macros to Raise Abstraction and Facilitate Reuse

[Please welcome Yuri Tsoglin of Specman R&D to the guest blogging rostrum.] …

• 5 min read
IEEE 1647 , Specman , Functional Verification , tech tips , e , team specman , macros , Incisive Enterprise Simulator (IES) , IES-XL

Verification

Embedded Software Plays an Important Role in Low Power Design

At Cadence, there is a big focus on low power design . In the mobile world, power…

• 3 min read
android , System Design and Verification , Low power verification and analysis , google , power forward , metric-driven verification , Incisive Software Extensions

Verification

Using wreals to Simulate Frequency Scaling for Dynamic Power Reduction

Some background info: Taking a quick look at Power dissipation in CMOS: …

• 3 min read
Low Power , Real Value Modeling , Functional Verification , Advanced Node , wreals , Mixed-Signal , Signal Integrity , verification

SoC and IP

Low-Power Memory Subsystems Imperative

The figure below was put forth at the recent Denali MemCon, in a speech by Samsung…

• 6 min read

Verification

AOP Discussion on LinkedIn

Hello All, Last week over in the LinkedIn Design Verification Professionals group…

• 3 min read
Specman , Functional Verification , OVM , e , AOP

Digital Design

Using A Dual Flop Methodology for Dynamic Power Savings

Imagine this scenario: Your chip is a low power design. You’ve used everything in…

• 1 min read
Low Power , dual flop , Digital Implementation

Analog/Custom Design

Things You Didn't Know About Virtuoso: The View From Above

A few years ago I bought a wonderful book called "Earth From Above". An amazing French…

• 2 min read
Virtuoso IC 6.1.3 , Virtuoso Layout Suite L , Virtuoso , VLS L , Custom IC Design

SoC and IP

Denali MemCon: Huge Hit in a Tough Market

Denali's 2009 Edition of MemCon, its Annual Storage and Memory-Only Conference held…

• 6 min read

Verification

Cadence System Design and Verification at DAC 2009

Traditionally in Cadence Marketing there were always two major events you really…

• 5 min read
DAC , System Design and Verification , schedule , C-to-Silicon , ESL handoff , SystemC , ARM

Verification

Another New Blog on e/Specman

Specmaniacs rejoice: there is a new blog centered around verification with e /Specman…

• less than a min read
IEEE 1647 , Specman , Functional Verification , e , OVMWorld

Verification

Industry Standard SystemC is What Designers Want

This past Monday saw not one HLS related announcement but two...this space is really…

• 2 min read
ANSI-C , C-to-Silicon , SystemC , HLS , System Design and Verification

Verification

Inside Cadence: Food for Charity & Freedom

Earlier today at the Cadence San Jose campus, a charity event was held off-cycle…

• 2 min read
Functional Verification , festival , Stars&Strikes , charity benefit

Digital Design

Flow? What Flow?

For EDA software, it seems that it takes just as much effort to develop a methodology…

• 1 min read
Foundation Flow , EDI system , encounter digital implementation system , Digital Implementation , design closure

System, PCB, & Package Design 

What's Good About USB 3.0? You Tell Me

I read a recent article (June 11, 2009) in EDN magazine - " USB 3.0: A simple Idea…

• 2 min read
USB 3.0 , PHY , PCB design

Verification

Demo: New Simulation Comparison Utility in Incisive Enterprise Simulator

When I first hired on as an AE at Cadence (eighteen years ago!), I realized how many…

• less than a min read
funtional verification , Functional Verification , simvision , Incisive , Incisive Enterprise Simulator (IES) , IES , verification , IES-XL

Analog/Custom Design

Things You Didn't Know About Virtuoso: Which Way Should I "Go"?

Just a short post this week, as I've been quite busy recording videos for some of…

• 2 min read
IC 6.1 , Virtuoso IC 6.1.3 , Virtuoso , Custom IC Design

Verification

DAC Virtual Platform Workshop

Back in early May, I wrote that it was Not Too Early to Start Thinking About DAC…

• 1 min read
DAC , virtual platform , embedded software , metric-driven verification
CDNS - Fix Layout Hompage