Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Whiteboard Wednesdays

Whiteboard Wednesdays—Major Enhancements of the PCIe Gen 4 Specification

In this week's Whiteboard Wednesdays video, Sandeep Brahmadathan talks about the…

• less than a min read
Whiteboard Wednesdays , IP , PCIe Gen4 , bandwidth , PCI Express , power

Life at Cadence

A Great Place to Do Great Work: Celebrating Our First Year on the FORTUNE List of…

Innovation starts with our people. For over 25 years, Cadence has been a leader…

• 4 min read
cadence , Fortune , GPTW , Lip-Bu Tan , Fortune 100 best companies to work for , great place to work

SoC and IP

IP Requirements for Verifying CHI-Based Designs

Just as IP components offload design effort, verification IP (VIP) components offload…

• 2 min read
Verification IP , Interconnect Validator , IVD , CHI , VIP , Design IP and Verification IP , CHI VIP

SoC and IP

Mobile World Congress: A Decade of Change in IP Innovation

BARCELONA, Spain—In the past decade, immense change has come to mobile electronic…

• 1 min read
electronic system design , #MWC15 , cadence , Steve Roddy , Mobile World Congress , Tensilica , mobile , IC design

Analog/Custom Design

Virtuosity: 12 Things I Learned In February by Browsing Cadence Online Support

Application Notes 1. Voltus-Fi Power Analysis Support and Power Grid View Generation…

• 3 min read
AMS Designer , PSPICE , Voltus , Layout , Constraints , FinFET , VLS XL

SoC and IP

WiGig Has Arrived to Enable IoT Designs--and Cut the HDMI Cord!

What is WiGig WiGig is the name given to a high-speed multi-gigabit wireless communications…

• 3 min read
wireless , cadence , IP blocks , IP design , WiGig IP , 802.11ad , wiGig , HDMI , WiFi

Whiteboard Wednesdays

Whiteboard Wednesdays - Optimizing Power Via a Configurable Processor

In this week’s Whiteboard Wednesdays, Chris Rowen takes a look at the basic energy…

• less than a min read
Whiteboard Wednesdays , IP , Chris Rowen , optimize power , Tensilica , energy , configurable processor , power

Analog/Custom Design

Virtuosity: 13 Things I Learned in January 2015 by Browsing Cadence Online Suppo…

'Tis the end of an era, folks. It should not be a surprise, but IC 5.1.41 reached…

• 2 min read
EAD , ADC , PLL , ADE , Spectre , Parasitic analysis

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Find Filter Support of Hierarchical Constraint…

The 16.6 Allegro PCB Editor release ‘Find by Name’ list now supports hierarchical…

• less than a min read
Cadence Design Systems , Allegro 16.6 , PCB Editor , PCB design , Grzenia , Allegro PCB Editor , Allegro

Verification

Don’t Lose Extra Simulation Cycles

After reading the rest of this blog, you might guess the truth, which is that my…

• 2 min read
Specman , e , e verification code , simulation , verification

Whiteboard Wednesdays

Whiteboard Wednesdays—Cadence VIP Ease of Use Project

In this week's Whiteboard Wednesdays video, Herbert Rivera-Sanchez discusses the…

• less than a min read
Verification IP , Whiteboard Wednesdays , IP , VIP , Ease of Use

Verification

Deque to the Rescue—Introducing the e Template Library

A customer working on a VIP component identified that the performance of one of their…

• 4 min read
e Template Library , e , FIFO , eTL , deque

System, PCB, & Package Design 

Optimize Complex Net Assignments Faster than Ever with Split Views in Cadence APD…

More differential pairs, larger buses, denser pin arrays… it’s no secret that IC…

• 2 min read
SiP , IC Package , IC Packaging , Allegro package design , SiP Design , Digital SiP design , IC Packaging and SiP , APD , IC Packaging & SiP design

Digital Design

Five-Minute Tutorial: Inserting Column Power Switches in EDI

Hello my fellow Digital Designers, I'm sorry I haven't been around the blogs much…

• 1 min read
EDI , Low Power , electronic system design , Cadence Online Support , Encounter Digital Implementation , five minute tutorial , power switch

Verification

Double-Take: Power Event Monitoring and In-Circuit Acceleration

For a number of years now, AMD has been applying an advanced acceleration use case…

• 1 min read
power event monitoring , Verification Computing Platform , system-level validation , hybrid verification , hardware assisted verification , Palladium XP , Emulation , in-circuit acceleration

SoC and IP

Looking Forward to MWC – Hope to See You There

This year’s Mobile World Congress (MWC) in Barcelona, March 2-5, should be the largest…

• 1 min read
DSP , IP , MIPI , Mobile World Congress , Tensilica , Tensilica IP , image processing , video processing , MWC 2015

Whiteboard Wednesdays

Whiteboard Wednesdays - Using the ARM AMBA Protocol

In this week's Whiteboard Wednesdays, Avi Behar follows up on his earlier video on…

• less than a min read
Whiteboard Wednesdays , IP , ARM AMBA , AMBA protocol , ARM

SoC and IP

Yes! Full 2-Day IP Track at CDNLive Silicon Valley

CDNLive Silicon Valley 2015 will be held Tuesday and Wednesday, March 10-11, at the…

• less than a min read
IP , DDR4 , CDNLive

SoC and IP

Increased CHI Coherency Verification Challenges

Cache coherency is not unique to the new ARM® AMBA® 5 CHI (Coherent Hub Interface…

• 2 min read
Verification IP , Interconnect Validator , IVD , CHI , VIP , Dimitry Pavlovsky , Design IP and Verification IP , CHI VIP
CDNS - Fix Layout Hompage