Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Life at Cadence

Cadence Giving Foundation Leads a Day of Collective Community Impact

On June 25, the Cadence Giving Foundation brought together an extraordinary coalition…

Corporate
• 2 min read
Cadence Giving Foundation , featured , san jose , Collective Impact Day , City Year Bay Area

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
• 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
• 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
• 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

Make Your Debugging Faster by Recording Your Simulator

One of the famous quotes of Brian Kernighan is: "Debugging is twice as hard as writing…

• 4 min read
Specman , debug , e , specman elite , simulation , verification

Whiteboard Wednesdays

Whiteboard Wednesdays—Extending a Processor’s Instruction Set

In this week’s Whiteboard Wednesdays video, Chris Rowen explains the benefits of…

• less than a min read
performance , Whiteboard Wednesdays , IP , instruction set , Chris Rowen , Tensilica , energy

SoC and IP

USB Type-C Interoperability Workshop—True, Real-Life Validation

There’s no denying that USB Type-C is the fastest adopted specification in the history…

• 1 min read
USB Type-C , DisplayPort , Alternate Mode

Verification

Use Model Versatility Is Key for Emulation Returns on Investment

It is always great to see when customers confirm what we in product management put…

• 4 min read
ROI , use models , Emulation , DAC 2015 , System Design and Verification

Digital Design

Hot Summer for the High-Level Synthesis Community

Summer is usually a slow time of the year due to vacations, beautiful weather, and…

• 4 min read
High-Level Synthesis , DAC 2015 , SystemC , Brian Bailey , HLS , SystemC Japan 2015

Whiteboard Wednesdays

Whiteboard Wednesdays—Understanding Camera Subsystems

In this week's Whiteboard Wednesdays video, Pulin Desai provides an overview of a…

• less than a min read
security , Automotive , Whiteboard Wednesdays , IP , subsystem , Tensilica , camera , mobile , PCI Express , intellectual property

Verification

Extending the e Language with Anonymous Methods

We're happy to have guest blogger Thorsten Dworzak describe how he added anonymous…

• 8 min read
Functional Verification , Ruby , anonymous methods , e language

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Embedded Cavity DRCs? It's NEW in the 16.6 Release…

Max cavity size and max cavity component count were offered as reports in the 16…

• 1 min read
PCB , Routing , 16.6 , High Speed , SPB , PCB Editor , Layout , Grzenia , Allegro

Whiteboard Wednesdays

Whiteboard Wednesdays—Specialty Memories

In this week's Whiteboard Wednesdays video, Lou Ternullo takes a closer look at what…

• less than a min read
Whiteboard Wednesdays , Memory , wide i/o , HMC , HBM

SoC and IP

Call for Papers for MemCon Closes This Friday

You still have a chance to get a paper accepted at the premier conference for memory…

• less than a min read
MemCon , memory technology , ip cores , memories

System, PCB, & Package Design 

BGA Ball Map Creation

Are you responsible for the creation and management of a BGA ball map or a die bump…

• 1 min read
Co-Design , IC package design , I/O planning , BGA ball map

Verification

Performance and the Use of Port mvl Lists (or, Nothing in Life is Free…)

When connecting to the DUT signals, we usually refer to the values as 0s or 1s. But…

• 4 min read
performance , Specman , Functional Verification , Incisive , e , e language

System, PCB, & Package Design 

Designing a Complex Leadframe Package? See How SiP Layout Tool Can Cover All the…

Leadframe package designs are here to stay, and they are getting more complex with…

• 7 min read
IC Packaging and SiP Design , Cadence Design Systems , leadframe , SiP , Digital SiP design , design variants , IC package design , package design , SiP Layout , wirebonding

Verification

The Dark Side of Constraints on 'do-not-generate' Fields

The art of expressing hardware functionality through constraint language is often…

• 7 min read
IntelliGen , Specman , Functional Verification , e language , constraint coding

Verification

Debugging Multi-Language Verification Environments

As shown in previous blog posts in the Multi-Language Verification Environment series…

• 4 min read
uvm , UVM-ML , multi-language verification , debugging

Digital Design

Five-Minute Tutorial: Innovus Placement Optimization

Hi Everyone, Last time we got a quick look at The Innovus Standard Flow . Now…

• less than a min read
GigaPlace , Timing Optimization , Innovus , Placement

Whiteboard Wednesdays

Whiteboard Wednesdays—What Is PCI Express Address Translation Services?

In this week's Whiteboard Wednesdays video, Gopi Krishna defines and describes how…

• less than a min read
Whiteboard Wednesdays , address translation services , PCIe , PCI Express

SoC and IP

Find Everything You Need to Build an Advanced PCI Express 4.0 Solution in One Booth…

The PCI-SIG Developers Conference happening today and tomorrow will be yet another…

• 2 min read
PCIe Gen4 , pcie gen2 , 16nm , PCIe Gen3 , PCI-SIG

Analog/Custom Design

Things You Didn't Know About Virtuoso: Help Us to Help You

There is a team at Cadence working on developing the next generation of Cadence documentation…

• less than a min read
Virtuoso , Cadence Help , online documentation , Cadence support
CDNS - Fix Layout Hompage