• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD

Featured

Corporate News

Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum

The semiconductor industry thrives on collaboration, and few pairings exemplify this…

Corporate
Corporate 8 Oct 2025 • 2 min read
featured , cadence , OIP Partner of the Year , AI-Driven Design , TSMC

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか?」をテーマに、本田技術研究所社 先進技術研究所(HGRX)との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
Cadence Japan 8 Oct 2025 • less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
Sheryl G 7 Oct 2025 • 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
Corporate 2 Oct 2025 • 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI
cdns - all_blogs_categories

  • All 6084
  • Corporate News 202
  • Life at Cadence 200
  • Academic Network 166
  • Analog/Custom Design 765
  • Artificial Intelligence 23
  • Cloud 16
  • Computational Fluid Dynamics 362
  • Data Center 40
  • Digital Design 428
  • Learning and Support 55
  • RF Engineering 114
  • SoC and IP 415
  • System, PCB, & Package Design  986
  • Verification 1286
  • Cadence Japan 4

  • CFD(数値流体力学) 45
  • 中文技术专区 15
  • カスタムIC/ミックスシグナル 188
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 44
  • Spotlight Taiwan 61
  • The India Circuit 89
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List

Latest blogs

Breakfast Bytes

Palladium Z1, an Enterprise Server Farm in a Rack

If you put together your dream emulation system, it would have: Infinite throughput…

Paul McLellan 16 Nov 2015 • 4 min read
virtualization , Enterprise , palladium z1 , Palladium , Emulation , simulation

Breakfast Bytes

I Danced with a Nun in a Disco…and the micro:bit

How's that for a click-bait title? But it's true. Back in 1969, the British government…

Paul McLellan 13 Nov 2015 • 3 min read
BBC , microsoft , Acorn Computer , micro:bit , Open University , ARM , Breakfast Bytes

Breakfast Bytes

Ethernet: Coming Soon to a Car Near You

Ethernet was invented at the legendary Xerox PARC (Palo Alto Research Center) by…

Paul McLellan 12 Nov 2015 • 5 min read
Automotive , can bus , MOST , ethernet phy , Ethernet , canbus , flexray

Breakfast Bytes

ARM's Mike Muller Announces a New Core, a New Instruction Set, and Security Laye…

Mike Muller, ARM's CTO, delivered a little history and a lot of security. Oh, and…

Paul McLellan 12 Nov 2015 • 4 min read
security , ARM v8 , ARM Techcon , arm cortex-a35 , armv8-M , IoT , Muller , Internet of Things , ARM , Techcon

Whiteboard Wednesdays

Whiteboard Wednesdays - High-Speed QSPI Interface Challenges

In this week's Whiteboard Wednesdays video, Lou Ternullo explains the challenges…

References4U 10 Nov 2015 • less than a min read
Whiteboard Wednesdays , IP , QSPI interface , high-speed QSPI

Verification

Is There Market Appetite for PCIe 4.0? A View from Tokyo and Taipei

Coming back from the PCI-SIG Developer Conference Asia-Pacific Tour 2015 in Japan…

Bsalem 10 Nov 2015 • 3 min read
PCIe Gen4 , VIP , PCIe , PCIe Gen3 , PCI-SIG

System, PCB, & Package Design 

What's Good About the DEHDL Variant Editor? The Secret's in the 16.6 Release!

The 16.6–2015 (also known as 16.6 QIR#9) Design Entry HDL (DEHDL) release contains…

Jerry GenPart 10 Nov 2015 • 9 min read
Cadence Design Systems , 16.6 , SPB , Design Entry HDL , Grzenia

Breakfast Bytes

How Did 3 Engineers Tape Out an ARM IoT Product in 3 Months?

The Internet of Things (IoT) is the hottest buzzword (buzzphrase?) in electronics…

Paul McLellan 10 Nov 2015 • 4 min read
IoT , Internet of Things , ARM , reference platform

Life at Cadence

Cadence Is One of FORTUNE's Top 50 Best Workplaces for Diversity!

llightbody 9 Nov 2015 • less than a min read
World's Best , inclusion , Culture , cadence , GPTW , diversity , Fortune 100 best companies to work for , great place to work , best workplace for diversity

Life at Cadence

The Secrets to Building an Inclusive Culture

Many people ask me how Cadence has more than quadrupled its market cap over the last…

Tina Jones 9 Nov 2015 • 3 min read
World's Best , Insights on Culture , inclusion , Culture , cadence , Fortune , GPTW , diversity , great place to work , best workplace for diversity

Breakfast Bytes

Cadence Tool Suite Qualified for 22FDX Reference Flow

Let's pull a paragraph out of the joint Cadence/GF press release from earlier today…

Paul McLellan 9 Nov 2015 • 4 min read
forward body bias , ARM Techcon , Global Foundries , expert bar , Tempus , 22fdx , 28nm , 20nm , arm cortex , rbb , reverse body bias , gf , Voltus , Innovus , FinFET , arm cortex-a17 , GlobalFoundries , ARM , quantus qrx , fbb , Techcon , FD-SOI

Breakfast Bytes

Where Does 5 Really Mean 30? Process Node Naming

In my first real blog here, about the Cadence/imec 5nm announcement, I asked what…

Paul McLellan 6 Nov 2015 • 3 min read
Intel , process node , Samsung , TSMC , 5nm , GlobalFoundries , 7nm , 10nm , Breakfast Bytes

Breakfast Bytes

How Did Cadence Get to Be Good in Analog?

We recently held the annual Mixed Signal Technology Summit. I blogged about it and…

Paul McLellan 5 Nov 2015 • 4 min read
cadence , diva , composer , analog , Virtuoso , analog mixed signal , OpenAccess

Whiteboard Wednesdays

Whiteboard Wednesdays—Automotive Functional Safety and Reliability Requirements

In this week’s Whiteboard Wednesday, Charles Qi talks about automotive functional…

References4U 4 Nov 2015 • less than a min read
Automotive , Whiteboard Wednesdays , IP , functional safety , software , reliability

Breakfast Bytes

This Year's Phil Kaufman Award Recipient: Wally Rhines

This year's Phil Kaufman award recipient is Wally Rhines. I already knew the big…

Paul McLellan 4 Nov 2015 • 4 min read
DSP , ti320 , Wally Rhines , walden rhines , Mentor Graphics , Kaufman Award , Texas Instruments , Breakfast Bytes , phil kaufman award , Mentor

Breakfast Bytes

The Phil Kaufman Award Dinner Is Later this Month. Who Was Phil Kaufman?

Every year one person in EDA is honored with the Phil Kaufman Award. As it says on…

Paul McLellan 3 Nov 2015 • 4 min read
SCS , cadence , silicon compilers , sci , Quickturn , Phil Kaufman , Breakfast Bytes , phil kaufman award

Breakfast Bytes

Ten Years Ago Self-Driving Cars Couldn't Go Ten Miles

Recently Tesla activated Autopilot for their vehicles, which are equipped with the…

Paul McLellan 2 Nov 2015 • 3 min read
delphi , darpa grand challenge , Stanford , autonomous vehicle , cmu , google , tesla , self-driving car , Breakfast Bytes

Breakfast Bytes

Mixed-Signal Symposium: Mixed Means More Digital

Earlier this week was the Cadence Mixed-Signal Technology Summit. Since I was the…

Paul McLellan 30 Oct 2015 • 5 min read
Berkeley , analog , Mixed-Signal Technology Summit , mixed signal , analog mixed signal , Breakfast Bytes

System, PCB, & Package Design 

What's Good About Cadence PCB Design and SI/PI Analysis Products? The 16.6 release…

I’m taking a brief detour from the usual product technical details this week to mention…

Jerry GenPart 29 Oct 2015 • 2 min read
PCB , IC Packaging and SiP Design , Cadence Design Systems , SiP , Allegro 16.6 , Design Entry CIS , DEHDL , FPGA System Planner , High Speed , Allegro Design Workbench , PSPICE , SPB , PCB Editor , High-Density Interconnect , Constraint Manager , Design Entry HDL , Layout , OrCAD , PCB design , AMS simulation , Grzenia , Allegro PCB Editor , ConceptHDL , Allegro
<>
CDNS - Fix Layout Hompage

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information