Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

CASPA: Innovation with Chinese Characteristics

A couple of times per year, the Chinese American Semiconductor Professionals Association…

• 9 min read
risc-v , China , lithium battery , semi , lithium ion , caspa , sitri , battery , sifive

Breakfast Bytes

What's For Breakfast? Video Preview August 7th to 11th 2018

https://youtu.be/xPVzOfBHGlM Coming from Cadence Intern Showcase (camera Sean…

• less than a min read

Digital Design

QoR with High-Level Synthesis. Can it really be better than hand-coded RTL?

Whenever we talk to potential customers about Stratus HLS , we usually mention that…

• 4 min read
High-Level Synthesis , Stratus , SystemC , HLS

Analog/Custom Design

Virtuoso Video Diary: Single Schematic Flow in Virtuoso System Design Platform

The Single Schematic Flow in Virtuoso System Design Platform simplifies the product…

• 2 min read
vsdp , Virtuoso , Schematic Editor , Virtuoso Video Diary , Custom IC Design , single schematic , Schematic

Breakfast Bytes

ITF: CFETs and New Interconnect

At the imec technology forum (ITF) held the day before SEMICON West opened, two of…

• 8 min read
3nm , cfet , ruthenium , imec , itf

Breakfast Bytes

How to Pitch a Journalist

In the early part of my career, I was an engineer or an engineering manager. Then…

• 7 min read
journalism , marketing

Whiteboard Wednesdays

Whiteboard Wednesdays - Von Neumann's 5 Bottlenecks and CCIX - Part 2

In this week's Whiteboard Wednesdays video, Tom Hackett completes the story of the…

• less than a min read
Whiteboard Wednesdays , ccix , cloud

Verification

Tales from DAC: How Altia Systems Used Xcelium to Bring New Life to Virtual Meet…

We’re going to take a wild guess and say you’ve been in a meeting before. Maybe it…

• 2 min read
Functional Verification , DAC 2018 , Altia Systems , xcelium

Breakfast Bytes

GLOBALFOUNDRIES' CTO State-of-the-Roadmaps

At SEMICON I got to sit down with Gary Patton, the CTO of GlobalFoundries. They have…

• 8 min read
22fdx , 12fdx , gary patton , FinFET , GlobalFoundries , FD-SOI

Breakfast Bytes

Dave Patterson on Becoming a Computer Scientist...and Going Directly to Happines…

At SEMICON West, Dave Patterson (center) sat down for an interview with author John…

• 6 min read
turing award , RISC , UC Berkeley , dave patterson

Breakfast Bytes

Turning Fixed Costs into Variable Costs: Foundries and Clouds

One trend that has been accelerating for a couple of decades is turning fixed costs…

• 6 min read
EDA , cloud , cadence cloud , mobile , fixed cost

Breakfast Bytes

Breakfast Bytes Guide to Armenia

Every summer for a week I go hiking with a group of friends. We used to just go to…

• 9 min read
yerevan , genocide , khachkar , armenia , Virage Logic

System, PCB, & Package Design 

EE Thermal 101 – Thermal Basics for Electrical Engineers (Part 2 of 4)

In part 1 of this blog series we discussed the duality between the electrical and…

• 5 min read
EE Thermal , temperature , Thermal Basics , Heat transfer , PowerDC

Breakfast Bytes

What's For Breakfast? Video Preview July 30th to August 3rd 2018

https://youtu.be/HoEoMWal_48 Coming from DARPA ERI Summit at Palace of Fine Arts…

• less than a min read
interconnect , cfet , imec , cadence cloud , xcelium , GlobalFoundries , simulation , dave patterson

Breakfast Bytes

Trends, Technologies, and Regulations in China's Auto Market

At "Ludwigsburg", officially the International Autombil Elektronik Kongress, there…

• 5 min read
Automotive , China , volkswagen

Whiteboard Wednesdays

Whiteboard Wednesdays - Von Neumann's 5 Bottlenecks and CCIX - Part 1

In this week's Whiteboard Wednesdays video, Tom Hackett traces the evolution of the…

• less than a min read
Whiteboard Wednesdays , ccix

Breakfast Bytes

Cadence Is MAGESTIC

Today at the Electronic Resurgence Initiative (ERI) Summit in San Francisco, DARPA…

• 4 min read
magestic , idea , electronic resurgence initiative , posh , eri , darpa

Verification

Tales From DAC: How Syntiant Went From Zero to Tapeout in Six Months

Here’s something to chew on: Syntiant is an AI startup involved in deep learning…

• 2 min read
DAC , Functional Verification , syntiant , DAC 2018 , cadence cloud

Breakfast Bytes

Nicolas's Recipe for Digital Marketing in EDA

This is the third (and final) post about the ESD Alliance workshop on digital marketing…

• 5 min read
digital marketing , esd alliance
CDNS - Fix Layout Hompage