Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Computational Fluid Dynamics

Second Lap: The Comeback of Once-Banned F1 Technologies

The intriguing journey of Formula One (F1) technologies that were initially developed…

• 5 min read
Automotive , Banned technologies , racing cars , formula one

カスタムIC／ミックスシグナル

Virtuoso Meets Maxwell: Virtuoso StudioがSiP DRC検証に革命を起こす

'Virtuoso Meets Maxwell'はVirtuoso RFソリューションとVirtuoso MultiTechの機能及びその潜在能力の紹介を目的としたブログの連載です…

• less than a min read
cross-fabric , SiP , DRC , Virtuoso Meets Maxwell , Package Design in Virtuoso , Virtuoso , japanese blog , Checks , Allegro

SoC and IP

Cadence San Jose Hosts JEDEC LPDDR (Low-Power DDR) Task Group Meeting

Low-power DDR (LPDDR ) SDRAM has been one of the most widely used memories in the…

• 1 min read
Verification IP , ddr5 , IP , JEDEC , HBM , GDDR , memory IP , DRAM , lpddr5 , lpddr5x , memory models

Digital Design

Forget the Wireloads! Gear Up for Physical Synthesis to Tackle PPA Results!

The traditional synthesis process relies on the Wireload models to estimate the delays…

• 3 min read
digital badge , Genus , training bytes , physical design , Synthesis , online training , Online Support

System, PCB, & Package Design 

Podcast: PCB 3.0: More Power to the EEs

Today’s electrical engineers (EEs) are being asked to design increasingly complex…

• less than a min read
PCB , electrical engineer , PCB design , Allegro

Corporate News

Longhorn Racing Is Building the Future of Electric Vehicles

Not only is Longhorn Racing, a student-run organization at the University of Texas…

• 1 min read
CFD , designed with cadence

Computational Fluid Dynamics

Making Shipping Greener Part III: EEXI Calculations with Fine Marine

In the third part of this blog series, we examine how Fidelity Fine Marine full-scale…

• 5 min read
Marine Engineering , Computational Fluid Dynamics , Fidelity Fine Marine , simulation software , EEXI

Corporate News

Cadence Committed to Sustainability: Inside the Mission Sustainable Program

Cadence has a mission to help solve technology's toughest challenges to make a lasting…

• 1 min read
esg , sustainability , live the brand , mission sustainable , environmental stewardship

Life at Cadence

DEI@Cadence: Asian American and Pacific Islander (AAPI) Heritage Month Spotlight

Written by Emma Salom, Program Management Director at CEO Office; Yichen Qiu, Software…

• 7 min read
inclusion , Culture , GPTW , ERG , DEI , AAPI , diversity , DEIatCadence

Corporate News

The Role of AI in Transforming the Olympic Games

Artificial intelligence (AI) is transforming the sports industry in myriad ways.…

• 5 min read
DSP , Tensilica , Olympics , AI , 2024 Paris Olympics , technology

Learning and Support

Training Insights - Free Online Courses on Cadence Learning and Support Portal

Want to know how to learn more about Cadence tools and technologies for free? Cadence…

• 3 min read
COS , product page , cadence , Cadence Online Support , training

Verification

Speedy Gate-Level Simulation with Xcelium Multi-Core - Northrop-Grumman's Story

We all know the benefits of gate-level simulation, but we also all know the pain…

• 3 min read
RTL , northrup grumman , Multi-Core , gate-level , xcelium multi-core , xcelium , testbench

Artificial Intelligence (AI)

AI-Powered Data Analytics to Revolutionize the Semiconductor Industry

In the age where data reigns supreme, the semiconductor industry stands on the cusp…

• 5 min read
intelligent design , featured , AI

Data Center

Maximizing Data Center Performance: New Assessment Offering

Running a reliable, cost-efficient, and agile data center is no easy feat, given…

• 2 min read
featured , data center , digital twin

Corporate News

Driving Innovation: Cadence and McLaren Announce Winner of CFD Student Challenge

In an exciting culmination of talent and ingenuity, Cadence and McLaren Racing have…

• 1 min read
CFD , featured , innovation , McLaren Racing , engineering , student challenge

Computational Fluid Dynamics

Women in CFD with Sheli Yefet

In this edition of the Women in CFD series, we are excited to spotlight Sheli Yefet…

• 6 min read
CFD , WomenAtCadence , women in engineering , simulation software , Women in CFD

Learning and Support

New Hires in Need of Fast Ramp-Up? We Have Ideas

Picture this: Your new hire has completed their mandatory HR training and now needs…

• 1 min read
Cadence Online Support , place and route , Cadence training , system design , Cadence certified , Digital Implementation , learning and support , verification

Corporate News

Capturing Speed and Spirit: The Evolution of Olympic Photography

From the initial capture of an athlete crossing the finish line to the poignant victories…

• 7 min read
photography , Tensilica , Olympics , 2024 Paris Olympics , technology

Analog/Custom Design

Virtuoso Meets Maxwell: Playing with Ports During Electromagnetic Simulation

The goal of any electromagnetic simulator is to extract S-Parameters of the simulated…

• 6 min read
Virtuoso Studio , ports , Virtuoso Meets Maxwell , Virtuoso RF Solution , EMX Models , Allegro Package Designer Plus , Electromagnetic Solver , Electromagnetic analysis , Custom IC Design , EMX Solver , simulation , VMM , IC23.1
CDNS - Fix Layout Hompage