Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Breakfast Bytes

Cadence Academic Network Is Ten Years Old

Yes, it's true, the Cadence Academic Network is having its tenth anniversary. The…

• 5 min read
mannheim , Cadence Academic Network , asic competence center

Whiteboard Wednesdays

Whiteboard Wednesdays - Understanding ISO 26262 Implications for Automotive Design…

In this week's Whiteboard Wednesday, Anne Hughes explains the considerations for…

• less than a min read
Whiteboard Wednesdays , functional safety , ASIL , ISO 26262 , automotive design

Breakfast Bytes

Rob Rutenbar Is Recipient of 2017 Kaufman Award

This year's recipient of the Kaufman Award is Rob Rutenbar. He has a big connection…

• 8 min read
neolinear , Coursera , rob rutenbar , university of illinois , MOOC , Kaufman Award , cmu , kaufman award dinner , c2s2 , Voci Technologies , university of pittsburgh , analog design , Breakfast Bytes

Breakfast Bytes

October 2017 Breakfast Buffet

https://youtu.be/2HhOBOftlv4 Coming from the roof of Cadence building 10 (camera…

• less than a min read
China , AMD , linley group , semi , cdnlive taiwan , armmobile , pss , microprocessor , portable stimulus

Analog/Custom Design

Simplifying the Memory Design Process

On today’s SOC designs, the memory control logics and memory arrays take up a lot…

• 2 min read
Memory , custom/analog , Spectre , Custom IC Design , Custom IC

Verification

Cadence and Arm Announce Early Access to Xcelium Parallel Logic Simulators on Arm…

On October 24, Cadence and Arm announced early access to the Xcelium Parallel Logic…

• 1 min read
Multi-Core , xcelium , ARM , simulation , announcement

Breakfast Bytes

Andrew Kahng on the Last Semiconductor Scaling Levers

It's going to be academic week here on Breakfast Bytes. There is an anniversary coming…

• 9 min read
scaling , EDA , cloud , andrew kahng , machine learning , moore's law , Breakfast Bytes

Breakfast Bytes

Decoding Formal Club: Arm and Arteris

At the latest meeting of the Decoding Formal Club, organized by Oski and sponsored…

• 8 min read
Jasper User Group , JUG , oski decoding formal club , formal , Oski , Breakfast Bytes , Formal verification

System, PCB, & Package Design 

SI Methodology for Multi-Gigabit Serial Link Interfaces (2 of 8)

Let’s assume that we are working on a PCI Express Gen 4 serial link, running at 16Gbps…

• 3 min read
Serial link analysis , Signal Integrity , Sigrity

Breakfast Bytes

What's For Breakfast? Video Preview October 30th to November 3rd 2017

https://youtu.be/JQVYmENG0gw Coming from the Cadence booth at Arm TechCon …

• less than a min read
ARM Techcon , Rutenbar , Cadence Academic Network , scaling , introduction to vlsi systems , intern , mead and conway , kahng , Kaufman Award , esd alliance

Analog/Custom Design

Virtuosity: Read Mode Done Right

Because of the ease with which you can set up complex sweep, corner and Monte Carlo…

• 4 min read
ADE Explorer , Custom IC Design. Read only , ADE , Analog Design Environment , ADE Assembler

Breakfast Bytes

Why Was Arm Successful in Mobile?

I think that Arm was successful in mobile (and subsequently in other markets) due…

• 5 min read
mobile , Silicon Valley , ARM , Breakfast Bytes

System, PCB, & Package Design 

Signal Integrity Methodology for Multi-Gigabit Serial Link Interfaces (1 of 8)

As data rates for serial link interfaces such as PCI Express® (PCIe®) Gen 4 move…

• 6 min read
Serial link analysis , SI , Multi-Gigabit , IBIS-AMI , PCIe , Signal Integrity , SerDes , Sigrity

The India Circuit

Opportunities in India for IoT

This week we return to the Internet of Things (IoT). My previous blogs on the subject…

• 3 min read
Government of India , CDNLive India , digital india , smart cities , IoT , IT services , Internet of Things

Breakfast Bytes

Mike Muller Gets Emotional at Arm TechCon

As usual, Arm TechCon opened with a keynote by Mike Muller, Arm's CTO. His son is…

• 6 min read
security , IoT , Mike Muller , ARM , Breakfast Bytes , Techcon

System, PCB, & Package Design 

Customer Support Recommends –Team Design in DE-HDL 17.2

Accelerating product time to market, achieving significantly higher productivity…

• 2 min read
PCB , Rapid Adoption Kit , RAK , Support , Team design

Whiteboard Wednesdays

Whiteboard Wednesdays - Automotive Memory Technologies and Trends: Technology Im…

In this week's Whiteboard Wednesdays video, the last of a three part series, Scott…

• less than a min read
Automotive , memory protocols , Whiteboard Wednesdays , Memory , NAND flash , automotive electronics , memory IP , DRAM , memory models

Breakfast Bytes

Xcelium Simulation on Arm Servers

Paul Otellini RIP Paul Otellini was CEO of Intel from 2005-2013. He died in his…

• 4 min read
ARMv8 , Intel , x86 , cloud , mobile , ARM , microprocessor , datacenter , Breakfast Bytes

Analog/Custom Design

The Art of Analog Design Part 6: Response to Frank’s Question to Part 4

In the comments to blog #4, Frank Wiedmann asked about the correlation between the…

• 3 min read
spectre aps , Virtuoso Variation Option , ADE Explorer , mismatch analysis , Analog Simulation , Monte Carlo analysis , DC Mismatch , Custom IC Design
CDNS - Fix Layout Hompage