Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Analog/Custom Design

Virtuoso Video Diary: Using the New IE-Card Based Setup in ADE Explorer

Interface Element (IE) Setup can be one of the most challenging parts in AMS Designer…

• 5 min read
Analog Design Environment , ADE Explorer , AMS in ADE , AMS Designer , IE Card Setup , ADE , Virtuoso Video Diary

Breakfast Bytes

Tensilica at CES: Hololens Will Be There, Will You?

It's a new year soon. And that means New Year Resolutions. I will go to the gym.…

• 3 min read
hololens , Consumer Electronics Show , CES , vision processing , ADAS , autonomous vehicles , Breakfast Bytes , HiFi Audio

System, PCB, & Package Design 

How to Tailor Your PCB and IC Package Modeling With "Cut and Stitch" to Generate…

As an experienced SI expert, you likely apply multiple solvers and simulators to…

• 3 min read
3D full wave extraction , cut and stitch , Signal Integrity , serial link compliance , SerDes , Sigrity , PowerSI

Breakfast Bytes

Can Computers Think? Or Understand Chinese?

I have been working with computers for a long time. I first learned to program in…

• 5 min read
searle , artificial intelligence , Chinese room , Turing test , neural nets , Breakfast Bytes

Breakfast Bytes

What's For Breakfast? Video Preview December 12th to 16th

https://youtu.be/wtOOIg32ma8 Monday: Lip-Bu Tan is honored by GSA with the Maurice…

• less than a min read
risc-v , codasip , IBM , branko's elephant chart , Samsung , TSMC , gf , Lip-Bu Tan , silicon photonics , photonics , gsa , GlobalFoundries , 7nm , IEDM , maurice chang

Breakfast Bytes

IEDM: The Big Decisions for 5nm

The Sunday of IEDM there were two all-day short courses . The one I attended was…

• 6 min read
SADP , gas , contact liner , horizontal nanowire , lelele , lex , 193i lithography , cobalt , copper , contact , LELE , FinFET , 5nm , le2 , nanowire , vertical nanowire , le3 , EUV , IEDM , gate all around , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays—What's New with PCI Express Gen4

In this week's Whiteboard Wednesdays video, the last of a 3-part series, Lana Chan…

• less than a min read
Whiteboard Wednesdays , PCIe Gen4 , PCIe

Verification

Perspectives on Developing EDA Standards

Last week, my colleague Paul McLellan published a blog post on the standardization…

• 4 min read
uvm , 1394 , pswg , Perspec , OVM , USB , IEEE 1500 , Accellera , VCX , VCi , PCI , portable stimulus

Analog/Custom Design

Virtuoso Video Diary: Extending Trunks for Selected Nets While Routing

You must have come across and experienced the capabilities of Pin to Trunk routing…

• 3 min read
Pin to Trunk , Virtuoso Space-based Router , Trunk Extending , Virtuoso Video Diary , Extending Trunks , Custom IC Design

Verification

Bluetooth 5: Making Your Smart Home a Reality

We all know the futuristic vision of the world just around the corner. The vision…

• 3 min read
Verification IP , Bluetooth Low Energy , IoT , VIP , BLE , Tensilica , design , mobile , and Verification IP , Bluetooth 5 , Bluetooth 5.0 , Smart Home

Breakfast Bytes

James Adams Talks About How Raspberry Pi Was Designed

I wrote recently about Eben Upton's presentation about the genesis of business-card…

• 4 min read
ARM Techcon , Raspberry Pi , raspberry pi foundation , raspberry pi 3 , OrCAD , Sigrity , Breakfast Bytes , Allegro

Breakfast Bytes

RISC-V Available in Silicon

One of the announcements at the recent RISC-V workshop was by SiFive . This is the…

• 4 min read
risc-v , freedom everywhere 310 , hifive1 , open source hardware , fe310 , open source , Arduino , Breakfast Bytes , sifive

Analog/Custom Design

Analog Design Resonance: Playing with Violation Filters

We'd like to welcome guest writer Yanyan Qiao from our Cadence Japan AE team. Many…

• 2 min read
Explorer , asserts , ADE XL , Virtuoso ADE , Assembler , device checks

Breakfast Bytes

RISC-V 5th Workshop Highlights

The fifth (V th ?) RISC-V workshop took place this week at Google in Mountain View…

• 5 min read
risc-v , codasip , risc-v foundation , isa , Breakfast Bytes , sifive

Breakfast Bytes

What's For Breakfast? Video Preview December 5th to 9th

https://youtu.be/IAPCDXodsno Monday: James Adams of the Raspberry Pi foundation…

• less than a min read
risc-v , Raspberry Pi , hifive1 , 5 nanometer , Chinese room , OrCAD , 5nm , computer consciousness , IEDM , sifive , computer thought , Allegro

Breakfast Bytes

The Internet of Space

At EDPS back in May (yes, I know I'm behind), Andrew Filo talked about Building the…

• 3 min read
kicksat-2 , EDPS , femto-satellite , space , NASA , internet of space , Breakfast Bytes

Verification

Creating Code from Tables

Some things are best described with tables—each column shows the values for one category…

• 6 min read
Specman , Tables , e , verification

Breakfast Bytes

Protium: FPGA Prototyping the Cadence Way

I attended a recent workshop on Protium titled Accelerating Embedded Software Development…

• 4 min read
TTP , Protium , FPGA prototyping , time to prototype , Breakfast Bytes , FPGA , verification

Whiteboard Wednesdays

Whiteboard Wednesdays - Bluetooth 5: Making Mobile Connectivity Seamless in an IoT…

Tired of struggling with pairing your Bluetooth devices and getting them to work…

• less than a min read
Whiteboard Wednesdays , IoT , range limitations , bluetooth , Internet of Things , mobile , Bluetooth 5 , connectivity
CDNS - Fix Layout Hompage