Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog

Corporate News

Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology

Delivering the next wave of chiplet innovation, Cadence has successfully taped out…

Corporate
• 2 min read
news story , ucie , featured , chiplets , TSMC N3P

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

Why OOP Falls Short For Verification

Last week at DVCon , frequent Team Specman guest blogger Matan Vax of R&D gave a…

• less than a min read
Object Oriented Programming , Functional Verification , e , DVcon , OOP , Aspect Oriented Programming , AOP

Analog/Custom Design

Things You Didn't Know About Virtuoso: Thumbnails

Boy, you must think we're a few sandwiches short of a picnic over here at Cadence…

• 1 min read
IC 6.1 , thumbnails , Virtuoso , IC 6.1.4 , Custom IC Design

Analog/Custom Design

Analog Behavioral Modeling - What Language Do You Speak?

An increasing number of mixed-signal design teams are contemplating adding analog…

• 2 min read
mixed-signal simulators , MMSIM , analog , Mixed-Signal , Block-level simulation , AMS simulation , Circuit Design , mixed signal , Custom IC Design , Custim IC Design , Cusstom IC Design

Verification

DVCon 2010 - Day 3

Click here or on the image below to go to the annotated photo blog of DVCon 2010…

• less than a min read
Object Oriented Programming , Functional Verification , OVM , OVM e , OVM SV , DVcon , OOP , AMIQ , OVM SC

Verification

DVCon 2010 Rocked!

I've spent much of this week at the San Jose Doubletree Hotel for DVCon 2010 , and…

• 1 min read
DAC , uvm , methodology , Functional Verification , OVM , DVcon

Verification

DVCon 2010 - Day 2

Click here or on the image below to go to the annotated photo blog of DVCon Day 2…

• less than a min read
Functional Verification , OVM , OVM e , CDV , OVM SV , e , Mike Stellfox , DVcon , OOP , AOP

System, PCB, & Package Design 

What's Good About The Latest Cadence Online Support? Check Out This List!

This past weekend, several new enhancements and features were added to Cadence Online…

• 2 min read
Allegro Design Entry , SPB 16.3 , Support , Allegroro , PCB design

Digital Design

Encounter How To: Writing To/Reading From a File With TCL

A couple weeks ago, there was a good thread in the Digital Implementation Forums…

• 2 min read
EDI system , encounter digital implementation system , Digital Implementation , Closure , Foundation Flow Design , scripting , tcl

Verification

DVCon 2010 - Day 1

Click here or on the image below to go to the photo blog of DVCon Day 1. …

• less than a min read
uvm , Functional Verification , OVM , OVM e , OVM SV , DVcon , AMIQ , Accellera , OVM SC

Verification

DVCon "Day 0" - Quick Report From SystemC Day

If you were looking for more evidence that the transition from RTL to ESL is gaining…

• 1 min read
TLM , Functional Verification , DVcon , SystemC , System Verification , ESL

Verification

Editor For OVM Field Registration Macros

The OVM SystemVerilog Class Library has built-in automation for many service routines…

• 1 min read
SystemVerilog , eclipse , uvm , Functional Verification , OVM , AMIQ , macros

Verification

DVCon: Showcasing The Cadence Passion For Verification Excellence

Yeah, I know I'm a marketing guy but I really like this stuff! For sure, we are going…

• 1 min read
SystemVerilog , uvm , Low Power , ABV , Functional Verification , simvision , OVM , Incisive , e , DVcon , SystemC , mixed signal , IES

Verification

Quiet Before The Storm? And What to Expect at DVCon 2010

In the last couple weeks Mentor did an about-face and decided to embrace SystemC…

• 1 min read
System Design and Verification , DVcon , SystemC , ESL

Digital Design

User Review of The Encounter Foundation Flow

This is a guest post from John McGehee. John is an independent consultant in Silicon…

• 4 min read
Foundation Flow , Encounter Digital Implementation System 9.1 , scripting , Encounter Digital Implementation System 8.1

Verification

Rev 2 of OVM e Scoreboard on OVMWorld.org Now

Just in time for DVCon 2010 , I'm happy to inform you that revision 2 of the OVM…

• less than a min read
Functional Verification , OVM , OVM e , e , DVcon

Verification

Moving Past The Missing Model Syndrome

One of the issues that has hindered the progress of using Virtual Platforms for early…

• 4 min read
Fast Models , Models , virtual platform , C-to-Silcon , SoC , ARM , System Design and Verification

System, PCB, & Package Design 

What's Good About The ADW Library Flow? ADW16.3 Has Many New Enhancements!

There are plenty of new enhancements to the Allegro Design Workbench (ADW) solution…

• 3 min read
DBeditor , SPB 16.3 , Library flow , Allegroro , PCB design , ADW 16.3 , ADW

Verification

Cadence Exec: Why Cadence is Comitted to e/Specman

In case you or your management are wondering about Cadence's commitment to supporting…

• less than a min read
IEEE 1647 , SystemVerilog , IntelliGen , Specman , Object Oriented Programming , OVM ML , Functional Verification , OVM , OVM e , e , team specman , OOP , ClubT , Aspect Oriented Programming , SystemC , eRM , Incisive Enterprise Simulator (IES) , AOP , IES-XL , Trailblazer

Verification

OVM Community Contributions: Wildly Popular And Clearly Essential

A couple of weeks ago, before going to bed one night I checked the statistics for…

• 2 min read
uvm , Verification methodology , Functional Verification , OVM , Contributions , Accellera
CDNS - Fix Layout Hompage