Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Whiteboard Wednesdays

Whiteboard Wednesdays - When it Comes to Cloud-Based Design, One Size does Not Fit…

In this week's Whiteboard Wednesdays video, Tom Hackett describes how different types…

• less than a min read
Whiteboard Wednesdays , Cloud-based Design , cadence cloud

Breakfast Bytes

Bringing Clarity to System Analysis

Today, at CDNLive Silicon Valley, Lip-Bu Tan, Cadence's CEO, announced the Clarity…

• 4 min read
system analysis , 3d field solver , cloud , cadence cloud , Sigrity , clarity

Verification

Cadence Announces Continued Partnership With Northrop Grumman

On March 28th, 2019, Cadence Design Systems announced an expanded collaboration with…

• 1 min read
chip design , Functional Verification , press release , Northrop Grumman

Verification

Cadence Leads the Pack: The First VIP for USB4 is Here!

On March 14th, Cadence announced the release of the industry’s first USB4-supporting…

• 1 min read
Functional Verification , VIP , usb4 , press release

Breakfast Bytes

CloudBurst: The Best of Both Worlds

I think if you were starting a new semiconductor company, you would go straight for…

• 3 min read
cloud , cloudburst , cadence cloud

Breakfast Bytes

Sunday Brunch Video for 31st March 2019

https://youtu.be/2_zmjd8wM0c Made on my balcony (camera Carey Guo) Monday: AI Index…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

Cadence专家培训计划正式启动

感谢您对Cadence的关注与支持，我们的微信服务号“Cadence楷登PCB及封装资源中心”已正式上线。我们遵循Cadence所倡导的 “系统设计实现” 策略助力工程师们优化设计…

• less than a min read
Chinese blog , 中文

定制IC芯片设计

Virtuosity: 交互辅助布线命令的快捷键使用指南

摘要： 对于使用快捷键（bindkeys）的好处，相信您在日常工作中已深有体会。 那么，为了帮助用户获得更好的体验，本文介绍了Virtuoso 交互辅助布线相关的常用快捷键…

• less than a min read
Interactive Routing , Chinese blog , Create Wire , ICADVM18.1 , custom/analog , Virtuoso Space-based Router , Create Stranded Wire , Interactive and Assisted Routing , Wire Editing , Mixed-Signal , Virtuoso , Virtuosity , Virtuoso Video Diary , Custom IC Design , Create Bus , Custom IC , IC6.1.8 , Virtuoso Layout Suite XL

Breakfast Bytes

Twenty Years in the Matrix

It is hard to believe, but Sunday will be the 20th anniversary of The Matrix. It…

• 5 min read
simulation hypothesis , the matrix , simulation

System, PCB, & Package Design 

BoardSurfers: Dynamic Shape Voiding – Getting the Most Out of the Tool

Dynamic shapes; whether used on a negative or positive artwork layer, for power,…

• 7 min read
Constraint Manager , PCB design , Allegro PCB Editor

Analog/Custom Design

Spectre Tech Tips: Spectre Assert and Design Check Overview

As an analog/mixed-signal designer, verification engineer, or CAD expert, you use…

• 5 min read
spectre aps , Circuit simulation , asserts , Spectre , SOA Checks , Design Checks

Breakfast Bytes

Scaling EDA in the Cloud

Last year at DAC, we announced Cadence Cloud (for details see my post cleverly titled…

• 4 min read
cloud , causality , cadence cloud , amdahl's law

System, PCB, & Package Design 

Join us at CDNLive Silicon Valley 2019

Cadence will kick off this year’s CDNLive worldwide user conference series starting…

• 1 min read
CDNLive , CDNLive 2019 , CDNLive San Jose

Breakfast Bytes

The Ladybird Book of Quantum Mechanics

I mentioned in passing in a recent post that when I was helping teach first-year…

• 4 min read
core memory , DRAM , ladybird

Whiteboard Wednesdays

Whiteboard Wednesdays - FMCW Radar Receiver Signal Processing Using ConnX B20 DS…

In this week's Whiteboard Wednesdays video, Ramchandra Dabade talks about FMCW radar…

• less than a min read
DSP , Whiteboard Wednesdays , radar signal processing , ConnX

Breakfast Bytes

8 Ways to Get the Most out of CDNLive Silicon Valley

It's CDNLive! Well, not today, Tuesday and Wednesday, April 2nd and 3rd at the Santa…

• 4 min read
CDNLive

Breakfast Bytes

AI Index

The 2018 AI Index Report , developed by scientists and researchers in the AI field…

• 4 min read
artificial intelligence , deep learning , AI

The India Circuit

The Power of 900 Million Voices

The Indian elections are coming up! In just a few weeks, the first of seven phases…

• 3 min read
VVPAT , Indian elections , Election Commission of India , EVM , electronic voting machine

Verification

Concurrent Actions in Specman

Lately we have been asked by several customers about the concurrency options in Specman…

• 2 min read
first of , Specman , Specman/e , Specman e , e , specman elite
CDNS - Fix Layout Hompage