• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
Corporate 24 Jun 2026 • 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
Corporate 23 Jun 2026 • 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA

Corporate News

Honda + Cadence = Physical AI (part 2): Where Physical AI Will Be Won

Hello everyone, I'm Atsushi Ogawa, Center Head of HGR. The real challenge of physical…

Corporate
Corporate 22 Jun 2026 • 8 min read
featured , physical ai , HGR , AI , Honda

Corporate News

The New ASK Portal Brings a Smarter, Faster, and More Intuitive Experience

Finding the right support content should be simple, fast, and intuitive. The new…

Corporate
Corporate 22 Jun 2026 • 2 min read
featured , customer support , New ASK Portal , ASK Gen AI
cdns - all_blogs_categories

  • All 6416
  • Corporate News 265
  • Life at Cadence 204
  • Academic Network 169
  • Analog/Custom Design 804
  • Artificial Intelligence 27
  • Cloud 23
  • Computational Fluid Dynamics 374
  • Data Center 60
  • Digital Design 460
  • Learning and Support 62
  • RF Engineering 116
  • SoC and IP 435
  • System, PCB, & Package Design  1015
  • Verification 1326
  • Cadence Japan 18
  • Physical Systems Simulation 23

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Analog/Custom Design

Video Demo: Your Maiden Voyage Across OCEAN

I still remember my first encounter with OCEAN. It was 2002 and my co-worker had…

archive 29 Mar 2010 • 1 min read
OCEAN-XL , ocean , ADE , Spectre , ADE-XL , Custom IC Design , SKILL

Verification

Accessing Physical Memory and Registers in a Virtual World

When working with Virtual Platforms that are running operating systems it's sometimes…

jasona 29 Mar 2010 • 3 min read
Registers , Memory , virtual platforms , Virtual , System Design and Verification

System, PCB, & Package Design 

What's Good About Taray? Quite a Bit Actually!

You've probably read about all the buzz in the EDA news this week - " Cadence acquires…

Jerry GenPart 25 Mar 2010 • 4 min read
FPGA System Planner , Taray , OrCAD , PCB design , FPGA , Allegro

Verification

Tweeting From a Standards Meeting: Good or Bad?

In my last blog entry , I mentioned that I was able to keep up with a lot of the…

tomacadence 25 Mar 2010 • 2 min read
uvm , tweeting , meetings , Functional Verification , texting , Accellera , EMAIL

Verification

Free eVC Generator From CFS Vision Update

In an earlier post Team Specman had the pleasure of introducing the free, open source…

teamspecman 24 Mar 2010 • less than a min read
Specman , Functional Verification , OVM e , e , CFS Vision , FOSS , eRM

System, PCB, & Package Design 

TeamAllegro Spices Up SNUG With Allegro PCB SI

Allegro PCB SI has supported multiple simulation engines for well over seven years…

TeamAllegro 24 Mar 2010 • less than a min read
PCB SI , HSPICE , IBIS , SigXP UI , PCB Signal and power integrity , Allegro 16.3 , SPB 16.3 , PCB design

Verification

Crises In The Semiconductor Industry

I am on my way to Japan and I have just finished to read an excellent book and in…

Ran Avinun 23 Mar 2010 • 2 min read
System Design and Verification , SoC , Semiconductor , ESL

Analog/Custom Design

Exceed On Demand And Virtuoso IC6.1

Many of our customers use our Virtuoso software in combination with the windows…

NewYorkSteve 22 Mar 2010 • less than a min read
IC 6.1 , OpenText , Exceed on Demand , Virtuoso , Cusstom IC Design

System, PCB, & Package Design 

What's Good About Optical Wiring On PCBs? See How Allegro PCB Editor Makes This Happen

This week, I'm taking a brief break from the usual PCB solution/product technical…

Jerry GenPart 18 Mar 2010 • 2 min read
Optical Wiring , OPCB , PCB Editor , PCB design , Allegro

Verification

Built-in Message Logging – Part 2 of 2

[Team Specman welcomes back guest blogger, Michael Avery from our Services Group…

teamspecman 17 Mar 2010 • 3 min read
Specman , debug , Functional Verification , e , Funcional Verification , Aspect Oriented Programming , AOP

Verification

UVM = OVM 2.1: Even Better!

Since I'm not a member of the Accellera VIP TSC, I did not attend the 2.5-day face…

tomacadence 16 Mar 2010 • 1 min read
uvm , Functional Verification , OVM , Accellera VIP TSC

Verification

Built-in Message Logging – Part 1 of 2

[Team Specman welcomes guest blogger Michael Avery, from our Services Group in the…

teamspecman 11 Mar 2010 • 2 min read
Specman , Functional Verification , tech tips , e , AOP , IES-XL

System, PCB, & Package Design 

What's Good AMS Simulator’s Probing? Check Out The SPB16.3 Release!

You'll need to check into the nifty new probe capabilities in the SPB16.3 Allegro…

Jerry GenPart 10 Mar 2010 • 1 min read
AMS , AMS simulator , SPB 16.3 , PCB design , Allegro

Digital Design

Signoff-Driven Implementation = Consistent and Convergent = Predictable and Effi…

Digital designs are reaching 10's of millions of instances, which makes efficiency…

archive 10 Mar 2010 • 2 min read
timing system , dynamic rail analysis , Static timing analysis , Early Rail Analysis , Multi-Core and Parallel rocessing , Statistical , Extraction , Signoff Analysis , timing constraints , SI analysis , noise analysis , OCV , Signal Integrity , Digital Implementation , Timing analysis , Power Analysis , signoff , timing convergence

Analog/Custom Design

Things You Didn't Know About Virtuoso: IC 6.1.4 ADE Enhancements

I'm not going to beat around the bush here. I could tell you about all the things…

stacyw 10 Mar 2010 • 2 min read
Virtuoso Analog Design Environment , Virtuoso , IC 6.1.4 , Custom IC Design

Verification

VIP Portfolio Extension: New AMBA 4 Protocol Support

ARM-loving Specmaniacs's rejoice: we are now at liberty to announce that we are providing…

teamspecman 8 Mar 2010 • 1 min read
metric driven verification (MDV) , Functional Verification , vPlan , Cadence VIP portfolio , OVM , VIP , Compliance Management System , CMS , AMBA , ARM

Verification

Have You Considered e Lately?

Richard Goering's recent interview with Mitch Weaver on the future of Specman and…

tomacadence 5 Mar 2010 • 2 min read
SystemVerilog , Specman , Testbench simulation , e , verification

Verification

Running Incisive on Ubuntu Linux

Ubuntu is by many accounts the most popular and the easiest to use Linux distribution…

jasona 4 Mar 2010 • 4 min read
Incisive , Ubuntu , Systemm Design and Verification , Virtual Machine , linux

System, PCB, & Package Design 

What's Good About Capture’s Auto-Wiring? You’ll Need The SPB16.3 Release to See!

Just a brief post this week to highlight one of the new SPB16.3 features in Allegro…

Jerry GenPart 3 Mar 2010 • 3 min read
Design Entry CIS , SPB 16.3 , Auto-wire , PCB design , Allegro
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information