Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
• 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
• 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
• 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA

Corporate News

Honda + Cadence = Physical AI (part 2): Where Physical AI Will Be Won

Hello everyone, I'm Atsushi Ogawa, Center Head of HGR. The real challenge of physical…

Corporate
• 8 min read
featured , physical ai , HGR , AI , Honda
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Digital Design

A Decade of Building CODECs with High-Level Synthesis

Over the past decade, we have seen a dramatic increase in the size of common video…

• 6 min read
High-Level Synthesis , Stratus , SystemC , HLS

Breakfast Bytes

ESD Alliance Workshop on Digital Marketing

I gave a teaser introduction to the Digital Marketing Workshop that the ESD Alliance…

• 4 min read
digital marketing , onespin , esd alliance

Analog/Custom Design

Virtuosity: A Guide to Bindkeys for Interactive and Assisted Routing Commands

I'm sure you are well-versed with the benefits of using bindkeys. So, to have a better…

• 2 min read
Interactive Routing , Create Wire , custom/analog , Virtuoso Space-based Router , VSR , Routing , Create Stranded Wire , Interactive and Assisted Routing , Wire Editing , Mixed-Signal , Layout , Virtuoso , Virtuosity , mixed signal , createbus , Custom IC Design , Assisted Routing , Virtuoso Layout Suite , Custom IC , Interactive Wire Editing

Breakfast Bytes

Liberate Trio: Characterization Suite in the Cloud

Years ago, library characterization used to be fairly straightforward. The library…

• 3 min read
characterization , liberate trio , cloud , cadence cloud , ARM

Breakfast Bytes

Overcoming Bias in Computer Vision

At the recent Embedded Vision Summit, Will Byrne gave a presentation Overcoming Bias…

• 6 min read
stereotype , embedded vision , bias

The India Circuit

Thirty Years As One Team

Last week, Cadence was recognized as No 28 in the “Best Companies to Work For” study…

• 3 min read
Great Place To Work Institute , GPTW , Cadence India , Best Companies to Work For

Breakfast Bytes

Want to Go on a Second Date?

Yesterday I told you about the Doomsday algorithm in my post Doomsday in 1900 Was…

• 6 min read
offtopic , DATE , microsoft

Breakfast Bytes

Doomsday in 1900 Was a Wednesday

Cadence is off today, so time for an off-topic post. In my post Short Papers last…

• 6 min read
offtopic , DATE , john conway

SoC and IP

Cadence Tensilica Fusion F1 DSP Stars in NB IoT Applications

Did you make it to MWC Shanghai? I didn’t, but I read about what was hot – narrowband…

• 1 min read
DSP , IoT , Fusion , ip cores , Tensilica , nb-iot

Breakfast Bytes

What's For Breakfast? Video Preview July 9th to 13th 2018

https://youtu.be/d04TXTJKx5o Coming from Cadence EBC (camera Lan Ly) Monday: ESD…

• less than a min read
semicon , imec , 55DAC , esd alliance , palladium cloud

Breakfast Bytes

/* You Are Not Expected to Understand This */

The title of this post, you are not expected to understand this, is one of the most…

• 7 min read
ken thompson , unix , bug , john lyons , dennis ritchie

Breakfast Bytes

A History of PSS

In a remark attributed to Otto von Bismarck (or perhaps misattributed), it is said…

• 6 min read
Perspec , pss , portable stimulus standard , verification

Verification

Is it Time to Verify Your Chips in the Cloud? Part 3 of 3

Welcome back to our series on cloud verification solutions. This is the final part…

• 2 min read
security , Functional Verification , cadence cloud , xcelium , palladium cloud

Verification

UVM-ML- Managers’ Freedom of Choice

Freedom of choice is a term we hear a lot, especially in the last 10 years. It is…

• 5 min read
Specman , Specman/e , UVM-ML , Specman e , UVM multi-language , UVM-e , UVM ML , multi-language , multi-language UVM , multi-language verification , verification

Breakfast Bytes

DAC Wednesday: Denali, Patterson on Architecture, Rowen on Deep Learning, Analog…

Tuesday evening finished with the Denali Party. Since it's 8 years since Cadence…

• 13 min read
Analog artist , analog , isa , reliability

Breakfast Bytes

What's For Breakfast? Video Preview July 2nd to 6th 2018

https://youtu.be/QoFQImb0xk4 Coming from DAC (camera Sean) Monday: /* You are…

• less than a min read
liberate trio , doomsday , john conway , embedded vision , cloud , cadence cloud

SoC and IP

Chip Dis-integration

I was asked the following question recently. No longer are we seeing increasing…

• 5 min read
chiplets , IoT , Design IP and Verification IP , moore's law , 2.5D interposer

Breakfast Bytes

DAC Tuesday: IBM's AI, Jay's Wall Street View, Lip-Bu's Chat, Monster Chips

The second day of DAC needed several clones of me at lunchtime. Lip-Bu Tan's turn…

• 14 min read

Whiteboard Wednesdays

Whiteboard Wednesdays - Introduction to Functional Safety From an IP Supplier

In this weeks Whiteboard Wednesdays Divya Kalimuthu speaks about ISO 26262 from the…

• less than a min read
Whiteboard Wednesdays , functional safety
CDNS - Fix Layout Hompage