• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Life at Cadence

Cadence Giving Foundation Leads a Day of Collective Community Impact

On June 25, the Cadence Giving Foundation brought together an extraordinary coalition…

Corporate
Corporate 30 Jun 2026 • 2 min read
Cadence Giving Foundation , featured , san jose , Collective Impact Day , City Year Bay Area

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
Corporate 25 Jun 2026 • 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
Corporate 24 Jun 2026 • 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
Corporate 23 Jun 2026 • 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

  • All 6432
  • Corporate News 266
  • Life at Cadence 206
  • Academic Network 169
  • Analog/Custom Design 804
  • Artificial Intelligence 28
  • Cloud 23
  • Computational Fluid Dynamics 374
  • Data Center 60
  • Digital Design 465
  • Learning and Support 63
  • RF Engineering 116
  • SoC and IP 435
  • System, PCB, & Package Design  1017
  • Verification 1329
  • Cadence Japan 18
  • Physical Systems Simulation 24

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Whiteboard Wednesdays

Whiteboard Wednesdays - Simplifying SoC Verification with Interconnect Workbench

In this week’s Whiteboard Wednesdays video, Shin Chan Kang explains how the Cadence…

References4U 28 Feb 2017 • less than a min read
Verification IP , Interconnect Workbench , uvm , Whiteboard Wednesdays , VIP , SoC , Shin Chan Kang

Digital Design

Making Hardware Design Great Again in 2017 - Part Deux

In part one of this series, we talked about the role of the hardware designer , specifically…

dpursley 28 Feb 2017 • 5 min read
High-Level Synthesis , digital implementation , Digital Implementation , HLS

Breakfast Bytes

What's For Breakfast? Video Preview March 6th to 10th 2017

https://youtu.be/ygs0CEZXtAI Coming from Mobile World Congress, Barcelona,…

Paul McLellan 28 Feb 2017 • less than a min read
gsma , Mobile World Congress , silicon photonics , netflix , mobile carriers , mobile , irps , GlobalFoundries , reliability , formula e

Breakfast Bytes

Protium: Next Generation FPGA Prototyping

FPGA prototyping is a very attractive tool for some aspects of verification. Apart…

Paul McLellan 28 Feb 2017 • 5 min read
palladium z1 , Protium , FPGA prototyping , xilinx , protium s1 , FPGA

Breakfast Bytes

Xcelium: Parallel Simulation for the Next Decade

This morning, Cadence announced two new products in the verification space: Xcelium…

Paul McLellan 27 Feb 2017 • 4 min read
SystemVerilog , RTL simulation , Verilog , rocketsim , xcelium , simulation

Academic Network

2nd Tensilica Day in Hanover: AR, IoT, Automotive. Pick What You Like

After the successful Tensilica Day at Hanover University last year ( presentations…

Anton Klotz 27 Feb 2017 • 2 min read
hololens , Cadence Academic Network , IoT , Espressif , Tensilica , ADAS

Analog/Custom Design

Virtuoso Video Diary: Why Should you Switch to the Expression Builder for Creating…

Here’s how you can create expressions using the Expression Builder in 4 easy steps…

TeamADE 24 Feb 2017 • 6 min read
Analog Design Environment , ADE Explorer , Analog Simulation , expressions , ADE , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , ViVA , Virtuoso Video Diary , Custom IC Design , calculator , ADE Assembler

Breakfast Bytes

DesignCon and Target Impedance

I was DesignCon recently. It is a bit of a weird conference, since it covers a wide…

Paul McLellan 24 Feb 2017 • 3 min read

Breakfast Bytes

Mobile World Congress: Hololens and More

From February 27th to March 2nd it is Mobile World Congress (MWC) in Barcelona, Spain…

Paul McLellan 23 Feb 2017 • 2 min read
barcelona , Mobile World Congress , Tensilica , #mwc17

Breakfast Bytes

What's For Breakfast? Video Preview February 26th to March 2nd 2017

https://youtu.be/RIkl4O5Q-V4 Coming from inside the Intel Museum, Santa Clara…

Paul McLellan 22 Feb 2017 • less than a min read
Intel , spie advanced lithography , law enforcement , DVcon , mobile , privacy , intel investor day , stingray

SoC and IP

Three New Memory Trends in Enterprise Data Centers

You might have seen the graph below about the increase in monthly internet traffic…

Priyab 22 Feb 2017 • 5 min read
Design IP , Memory , DDR4 , flash , memory IP , DDR , memories

Digital Design

Making Hardware Design Great Again in 2017

Ok, I admit it… that title is a blatant attempt to grab your attention. But it should…

dpursley 22 Feb 2017 • 4 min read
High-Level Synthesis , digital implementation , Digital Implementation , HLS

Breakfast Bytes

Putting a Rocket Under Incisive

When Cadence first acquired RocketSim, I wrote a post, Omnia Simulation in Tres Partes…

Paul McLellan 22 Feb 2017 • 3 min read
SystemVerilog , Incisive , Verilog , rocketick , rocketsim , simulation

Whiteboard Wednesdays

Whiteboard Wednesdays - Memory Models Runtime Control

In this week's Whiteboard Wednesdays video, Dharini SubashChandran explains how to…

References4U 21 Feb 2017 • less than a min read
runtime , Whiteboard Wednesdays , IP , memory IP , Dharini SubashChandran

Breakfast Bytes

Cat-NB1 and HaLow Wireless Links Powered by Tensilica Fusion F1

A generic Internet of Things (IoT) device consists of some sensors, some computations…

Paul McLellan 21 Feb 2017 • 4 min read
tensilica fusion f1 , tensilica fusion , tensilica f1 , Tensilica , narrowband , nb-iot , commsolid

Verification

What Sort of Bugs Does Portable Stimulus Find?

In a recent blog post , we discussed some general concepts of bugs, problems, issues…

tomacadence 17 Feb 2017 • 3 min read
hardware-software co-verification , uvm , Low Power , pswg , debug , Functional Verification , System Design and Verification , embedded software , Emulation , Accellera , Hardware/software co-verification , debugging , portable stimulus , interrupts

Breakfast Bytes

Neural Networks and the Future

The Panel Session The recent embedded neural network symposium held at Cadence…

Paul McLellan 17 Feb 2017 • 8 min read
deep learning , enns , neural networks , autonomous vehicles , debugging

Breakfast Bytes

Chris Rowen: Neural Networks—The New Moore's Law

In addition to being the master of ceremonies for the recent embedded neural network…

Paul McLellan 16 Feb 2017 • 3 min read

Breakfast Bytes

Kunle Olukotun: Scaling Machine Learning Performance

The keynote at the recent Embedded Neural Network Symposium held recently at Cadence…

Paul McLellan 15 Feb 2017 • 5 min read
buckwild! , Delite , plasticine , hogwild! , neural networks
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information