• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Life at Cadence

Cadence Giving Foundation Leads a Day of Collective Community Impact

On June 25, the Cadence Giving Foundation brought together an extraordinary coalition…

Corporate
Corporate 30 Jun 2026 • 2 min read
Cadence Giving Foundation , featured , san jose , Collective Impact Day , City Year Bay Area

Corporate News

The Three Phases of AI Adoption

Artificial intelligence is often discussed as if the industry is moving through a…

Corporate
Corporate 25 Jun 2026 • 6 min read
featured , infrastructure ai , agentic ai , physical ai , sciences ai

Corporate News

Finding What Truly Moves You: Honoring Alberto Sangiovanni-Vincentelli

"Finding what truly moves you is happiness. Success is measured in the lasting impact…

Corporate
Corporate 24 Jun 2026 • 2 min read
featured , EDA , Alberto Sangiovanni-Vincentelli , UC Berkeley

Corporate News

Accelerating Drug Discovery with Agentic AI and Computational Science

By Louis Culot, corporate vice president and general manager, Cadence Molecular Sciences…

Corporate
Corporate 23 Jun 2026 • 3 min read
drug discovery , Cadence Molecular Sciences , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

  • All 6439
  • Corporate News 266
  • Life at Cadence 206
  • Academic Network 169
  • Analog/Custom Design 804
  • Artificial Intelligence 28
  • Cloud 24
  • Computational Fluid Dynamics 375
  • Data Center 60
  • Digital Design 465
  • Learning and Support 63
  • RF Engineering 116
  • SoC and IP 435
  • System, PCB, & Package Design  1018
  • Verification 1332
  • Cadence Japan 18
  • Physical Systems Simulation 25

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Breakfast Bytes

System-Level Functional Verification and Power Analysis

With DAC and other events during May and June, I am only now wrapping up stuff I…

Paul McLellan 22 Jul 2016 • 2 min read
Functional Verification , Power Analysis , system level functional verification , system level power analysis

System, PCB, & Package Design 

10 Top Reasons to Move Up to Allegro 17.2-2016 Release

The Allegro 17.2-2016 release , the largest in the past 10 years, became available…

hemant 21 Jul 2016 • 8 min read
Constraint-driven PCB Design flow , Allegro 17.2 , Allegro GUI , Routing , Constraint Manager , Rigid-Flex , OrCAD , Sigrity , Allegro PCB Editor , Why Move Up to 17.2 , Allegro

Breakfast Bytes

200mm Fabs Awaken

Modern fabs use 300mm (12") wafers. Older fabs have used 200mm (8") wafers since…

Paul McLellan 21 Jul 2016 • 5 min read
semicon west , semi , fab outlook , 200mm , semi/gartner symposum

SoC and IP

Needs of Energy-Efficient Networking While Using 10 Gigabit Ethernet

Growing deployment level of 10 Gigabit Ethernet in datacenters and automotive infotainment…

Steve Brown 20 Jul 2016 • 1 min read
10G-KR , Ethernet

Verification

Doing Away With the Docking Station

My docking station with the rat’s nest of wires dangling from behind it could be…

Priyab 20 Jul 2016 • 2 min read
USB 3.0 , Verification IP , Docking station , Tensilica Design and Verification IP , VIP , DisplayPort , USB , power delivery , USB3.0 , USB 2.0 , Type-C , USB connector , Alternate Mode , USB 3.1

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Snake Router? The 16.6-2015 Release Has Several…

With the 16.6-2015 Allegro PCB Editor release, the Snake pattern router can be enabled…

Jerry GenPart 20 Jul 2016 • 3 min read
PCB , PCB Layout and routing , Allegro 16.6 , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor , Allegro

Breakfast Bytes

Economic Uncertainty, the Global Economy and Semiconductors

The Monday before SEMICON West starts, there are two events that run in parallel…

Paul McLellan 20 Jul 2016 • 4 min read
semi/gartner symposium , semicon west , gartner , semi , hilltop economics , Breakfast Bytes

Analog/Custom Design

IEEE Recognition of Cadence Software at DAC 2016

Cadence was awarded with the IEEE Donald O. Pederson Best Paper Award—EDA’s most…

NewYorkSteve 19 Jul 2016 • less than a min read
best paper award , DAC , Virtuoso , IEEE

Whiteboard Wednesdays

Whiteboard Wednesdays—Applying Deep Learning to Our Daily Lives

In this week's Whiteboard Wednesdays video, Samer Hijazi discusses bringing deep…

References4U 19 Jul 2016 • less than a min read
Whiteboard Wednesdays , IP , deep learning , Samer Hijazi , Tensilica , embedded

Breakfast Bytes

Linley Mobile Conference...and That ARM Deal

This year's Linley Mobile and Wearables Conference is coming up next week on July…

Paul McLellan 19 Jul 2016 • 4 min read
softbank , Linley , Linley Mobile & Wearables Conference , ARM , Breakfast Bytes

SoC and IP

PCI Express Trends and News at PCI-SIG 2016

PCI-SIG Developers Conference 2016 is now history, taking place at the Santa Clara…

Steve Brown 18 Jul 2016 • 1 min read
PCIe Gen4 , 10G-KR , SerDes , PCI Express

Breakfast Bytes

Softbank Buys ARM for $32B

Over the weekend it seems that Softbank has closed a deal to acquire ARM Holdings…

Paul McLellan 17 Jul 2016 • 4 min read
softbank , Mobile World Congress , ARM , sprint

Breakfast Bytes

The Future of Neural Networks...and Our Robot Overlords

Chris Rowen, the CTO of the Cadence IP group, wrapped up the recent seminar in Las…

Paul McLellan 15 Jul 2016 • 4 min read
open datasets , training , neural networks , data scientist , privacy , CNN , Breakfast Bytes

Academic Network

Meet the Winners of Tensilica Xtensa Embedded DSP Design Contest India 2016

The winners of the Tensilica Xtensa Embedded DSP Design Contest have been announced…

susarla 14 Jul 2016 • 1 min read
Cadence Academic Network , Bangladesh , Tensilica , Xtensa Design Contest , India

Breakfast Bytes

Hierarchical Neural Networks

The German Traffic Sign Benchmark actually has the signs divided into groups: speed…

Paul McLellan 14 Jul 2016 • 3 min read
neural networks , CNN , hierarchical neural networks

Verification

Fine Tuning of Coverage Model Definition

Functional Coverage is one of the main means to measure the quality and progress…

teamspecman 14 Jul 2016 • 8 min read
funtional verification , Specman , coverage , Functional Verification , Coverage-Driven Verification , CDV , e , e language , Funcional Verification , team specman , Verification IP modeling , metric-driven verification , MDV

Academic Network

Cadence Academic Network in Poland

Poland is a country with long tradition in microelectronics education and research…

Anton Klotz 13 Jul 2016 • 2 min read
university , Cadence Academic Network , Poland , university program

Academic Network

PRIME and SMACD Conferences in Lisbon

Cadence Academic Network is supporting for years PRIME (PhD Research in Microelectronics…

Anton Klotz 13 Jul 2016 • 2 min read
Cadence Academic Network , academic workshop , ADE , Virtuoso

Breakfast Bytes

How to Optimize Your CNN

Convolutional neural nets (CNNs) are not programmed in the traditional sense, but…

Paul McLellan 13 Jul 2016 • 4 min read
Low Power , cnn training , cnn optimization , neural networks , CNN , embedded neural nets
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information