Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
• 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis

Corporate News

The Rise of the Autonomous Engineer

Agentic AI in engineering has moved from concept to reality at remarkable speed.…

Corporate
• 5 min read
featured , agentic ai , NVIDIA , AI-Driven Design , AI for design

Corporate News

Cadence CEO Outlines the Path to the CMOS 2.0 Era at IMEC ITF World 2026

At this year's ITF World 2026 in Antwerp, Belgium, global technology leaders gathered…

Corporate
• 4 min read
CMOS 2.0 , featured , imec , AI for design , XTCO

Corporate News

Welcoming EMA Design Automation and FlowCAD to Cadence

We're excited to share that the EMA Design Automation and FlowCAD teams have joined…

Corporate
• 2 min read
featured , Ultra Librarian , EMA , System Design and Analysis
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Breakfast Bytes

IEDM Opening Keynote

At IEDM in December, the opening keynote (technically "Plenary 1") was by Sri Samevadam…

• 4 min read

カスタムIC／ミックスシグナル

Start Your Engines: Electrical信号からReal Numberへの変換のためのミックスシグナル・モデリングの方法

Cadence® Spectre® AMS Designer は、高いパフォーマンスのミックスシグナル・シミュレーション・システムです。複数エンジンの使用や、さまざまなプラットフォームから実行できる機能により…

• less than a min read
real number modeling , electrical to real conversion , AMS-Designer , Start Your Engines , analog/mixed-signal , mixed signal , japanese blog , mixed-signal verification

Breakfast Bytes

Young People Program at DATE 2021

Are you a young person? Are you doing a PhD? Then you should know that Cadence is…

• 6 min read
DATE , Cadence Academic Network , young persons programme , date 2021 , ypp

Breakfast Bytes

Sunday Brunch Video for 10th January 2021

https://youtu.be/gt4GiLtoJ4M Made at Castle Rock Park (camera Ziyue Zhang) Monday…

• less than a min read
sunday brunch

System, PCB, & Package Design 

Cadence OrCAD and Allegro 17.4-2019 HotFix SPB17.40.013 is Now Available

The HotFix 013 (QIR 2, indicated as 2021 in the application splash screens) update…

• 3 min read
17.4 , OrCAD Capture , EDM , ECAD-MCAD Library Creator , PCB design , Allegro System Capture , Allegro PCB Editor , Pulse

Breakfast Bytes

Breakfast Nibbles 2021: Predictions for the Year, part 3

The first part of my predictions for 2021 was two days ago, and the second part was…

• 7 min read
predictions , chiplet , 3nm , more than Moore , 5nm

PCB設計／ICパッケージ設計

(P)SpiceItUp: PSpice A/Dを用いた設計の検証と最適化

PSpice® A/Dは、OrCAD®およびAllegro®ツールと統合が可能なフル機能のアナログ／ミックスシグナル用シミュレーターです。PSpice A/Dを用いることで…

• less than a min read
17.4 , PSpiceA/D , Capture CIS , PSPICE , 17.4-2019 , japanese blog

Verification

Higher FLASH Throughput for Your Next SoC Design

Memory is an important part of every electronic system, still it is increasingly…

• 1 min read
Verification IP , Memory , flash , VIP , JEDEC , storage

Breakfast Bytes

Breakfast Nibbles 2021: Predictions for the Year, part 2

The first half of my predictions for 2021 was yesterday. You should probably start…

• 4 min read
2021 , predictions

Breakfast Bytes

Breakfast Nibbles 2021: Predictions for the Year, part 1

It's 2021 finally. Although 2020 was actually a good year for the semiconductor industry…

• 5 min read
5G , predictions , deep learning , hyperscalar datacenters , mobile , AI

Breakfast Bytes

The Biggest Security Breach Ever

Over the Christmas break, the biggest security breach ever came to light. It is assumed…

• 4 min read
security , solarwinds , backdoor

Digital Design

All You Need to Know about Application Engineering in EDA

"How many tape-outs have you done?" asked the design manager of a semiconductor…

• 4 min read
application engineering , AE

Digital Design

Voltus Voice: Power Integrity and Signoff in 2020 – A Jog Down Memory Lane

Voltus TM IC Power Integrity Solution is a power integrity and analysis signoff solution…

• 2 min read
Silicon Signoff and Verification , electromigration , Voltus IC Power Integrity Solution , Power Integrity , IR drop

Analog/Custom Design

Start Your Engines: Mixed-Signal Modeling Best Practices for Converting a Real Number…

In my previous post, I explained the three methods to convert an electrical signal…

• 8 min read
R2E conversion , real number modeling , mixed signal design , AMS Designer , Start Your Engines , real to electrical

Breakfast Bytes

DATE 2021: A Virtual Event in the First Week of February

Design and Test Europe, normally known as just DATE, is coming up in the first week…

• 4 min read
DATE , design and test europe , date 2021

System, PCB, & Package Design 

The Year That Was: Cadence PCB Design Blogs in 2020

And what a year it has been! Like many of you, we've worked from home. We juggled…

• 2 min read
Cadence Design Systems , 17.4 , 17.4-2019 , OrCAD , PCB design , installation , Allegro PCB Editor

System, PCB, & Package Design 

The Year That Was: Cadence IC Packaging and SiP Blogs in 2020

And so, here we are at the end of the year. I do hope that our weekly IC posts livened…

• 1 min read
Cadence Design Systems , 17.4 , SiP , IC Packaging , IC Packaging & SiP design , Allegro Package Designer , 17.4-2019

カスタムIC／ミックスシグナル

Virtuoso Video Diary: Voltus-Fiの最新機能トップ5の手引き

Voltus-FiはEDA業界で広く使用されているツールで、トランジスタ設計のマルチ・モード・シミュレーション・エレクトロマイグレーションと電圧降下解析など、トランジスタ…

• less than a min read
ICADVM18.1 , Voltus-Fi-XL , PGV , Annotation Browser , ICADVM20.1 , japanese blog , IC6.1.8 , EMIR

PCB設計／ICパッケージ設計

IC Packagers: Allegro Package Designerと3D DXF

皆さん、こんにちは。17.4リリースの次のメジャーアップデートに向けて、チームは今、非常に忙しくしています！新しいアップデート、拡張機能、バグ修正に、皆さんにも私たちと同じようにわくわくしていただければ幸いです…

• less than a min read
17.4 , APD , PCB Editor , Allegro Package Designer , 17.4-2019 , japanese blog
CDNS - Fix Layout Hompage