Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

SoC and IP

The Power of Shifting Left: Cadence Accelerating Innovation with Arm

In semiconductor design, projects are remembered for their extremes—legendary successes…

Arif Khan
• 3 min read
ucie , xcellium , IP , featured , PHY

Corporate News

Accelerating System Design with Real-Time Simulation, Powered by AI Physics

Rising demand for AI infrastructure is driving faster innovation and smarter use…

Corporate
• 4 min read
CFD , featured , NVIDIA , accelerated compute , millennium

Analog/Custom Design

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Data Center

Innovation in Data Center Design and Operations: Highlights from Thésée Event

The Thésée event brought together key partners like France Télévisions, Thésée, Cadence…

Veena Parthan
• 5 min read
featured , Thésée Event , data center , Cadence Reality Digital Twin Platform
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

Dimensions to Verifying a USB4 Design

Verification of a USB4 router design is not just about USB4 but also about the inclusion…

• 2 min read
Verification IP , Router , DisplayPort , USB , usb4 , PCIe , USB3 , tunneling

Breakfast Bytes

Sunday Brunch Video for 8th September 2019

https://youtu.be/AvimlRMDZng Made at Cadence parking lot (camera Steve Brown) Monday…

• less than a min read
sunday brunch

PCB、IC封装：设计与仿真分析

Ken的博客系列之五 | 千兆位串行链路接口的SI方法

作者：Ken Willis 上一篇：启用约束驱动设计 高效的互连提取 一旦物理layout完成（或者至少串行链路差分对的布线完成），就可以进行布局后验证。需要决定使用多大的带宽进行模型提取…

• less than a min read
SI , Chinese blog , ddr5 , 仿真分析 , DDR4 , IBIS-AMI , 中文 , SerDes , Sigrity , SystemSI , 信号完整性 , SI分析与建模

Breakfast Bytes

Pervasive Intelligence

The biggest change in technology over the last five or ten years is the sudden kicking…

• 2 min read
pervasive intelligence , design excellence , intelligent system design

Breakfast Bytes

CDNLive India 2019: Mediatek and More

If you live in California, as I do, then India is a long way away. It is 11½ hours…

• 5 min read
CDNLive India , CDNLive , mediatek

Analog/Custom Design

Virtuosity: Support for Stacked Devices in Modgen

This blog provides an overview of the support for stacked devices in Modgen. This…

• 3 min read
Modgen On Canvas , MODGEN , Module Generator , stacked devices , modgen stacks , Virtuoso , Virtuosity , Custom IC Design , modgens , Virtuoso Layout Suite , Virtuoso Layout Suite GXL

Academic Network

Cadence and the Academic Network Support Design Contests in the Asia Pacific

Design contests are a unique way for students to get hands-on experience using Cadence…

• 2 min read
university , academia , Academic Network , university program

Breakfast Bytes

Ten Reasons to Attend CDNLive Israel

CDNLive Israel is coming up later this month on September 18 at the David Intercontinental…

• 3 min read
CDNLive , cdnlive israel

Breakfast Bytes

Conformal Litmus

One of the earliest science experiments I can remember doing was crushing red cabbage…

• 2 min read
conformal , litmus , Equivalence Checking

System, PCB, & Package Design 

BoardSurfers: PCB Electronics - Component Placement - Get Set and Go!

How do you place components on a PCB design? Manually? Or quickly using automation…

• 4 min read
PCB Editor

System, PCB, & Package Design 

IC Packagers: Manufacturing Cross-Hatched Shapes

If you use cross-hatched shapes in your package design, you are doubtless aware of…

• 3 min read
SiP Layout

Breakfast Bytes

HOT CHIPS: The Tesla Full Self-Driving Computer

On April 22, Tesla held its Autonomy Day. They announced their "Self-Driving Computer…

• 4 min read
Automotive , hotchips , tesla

Analog/Custom Design

Virtuosity: Device-Level Routing for Advanced Nodes – Trunk-to-Trunk Mesh Routin…

This blog highlights the importance of trunk-to-trunk mesh routing feature for providing…

• 3 min read
trunk mesh routing , Trunk generation , Interactive Routing , Pin to Trunk , structured routing , ICADVM18.1 , Virtuoso Space-based Router , mesh routing , Layout EXL , trunk-to-trunk mesh , Layout Suite , trunk creation , Generate Trunk , mixed signal , Finish Trunk , EM Trunk Optimization , Custom IC Design , Virtuoso Layout Suite , Custom IC

Breakfast Bytes

Sunday Brunch Video for 1st September 2019

https://youtu.be/_DiWWBDQbGc Made at CDNLive India (camera Corrie Callenbach) Monday…

• less than a min read
sunday brunch

Life at Cadence

Girls Who Code Reflect on Their Summer at Cadence!

This summer, 21 tenth- and eleventh-grade girls came to Cadence’s San Jose campus…

• 4 min read
Insights on Culture , Culture , STEM , cadence , Girls Who Code , women

Life at Cadence

Interns Making an Impact

Being an intern at Cadence was a rewarding and impactful experience that kickstarted…

• 3 min read
Insights on Culture , Culture , cadence , internship , chips

Breakfast Bytes

Labor Day Off-Topic: Have You Been to Suomi?

If you've been in the semiconductor, electronics, or mobile business for some time…

• 5 min read
off-topic

Analog/Custom Design

Virtuosity: Automated Device Placement and Routing—Row-based Device Placement

In this blog, I will focus on the automated placement step that is powered by an…

• 3 min read
Automatic Placement , Virtuoso Placer , Auto P&R , Virtuosity , Virtuoso Placement , Custom IC Design

The India Circuit

CDNLive India 2019: And The Best Paper Award Goes To...

What a whirlwind of two months it has been! And it has been totally worth it, with…

• 1 min read
CDNLive India , CDNLive , cadence , Cadence India , UserConference
CDNS - Fix Layout Hompage