• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Community Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Corporate News

DAC 2026 Wrap-Up: AI-Powered Engineering Moves from Vision to Workflow Reality

Every year, Design Automation Conference (DAC) brings big announcements, packed demos…

Corporate
Corporate 7 Aug 2026 • 5 min read
Jasper Formal Verification Platform , featured , agentic ai , DAC 2026 , AI for design

Corporate News

Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution

Today, AI infrastructure is driving a fundamental shift in semiconductor design.…

Corporate
Corporate 31 Jul 2026 • 7 min read
featured , chiplets , infrastructure ai , SF2P , physical ai

Corporate News

Cadence Certifies AI-Driven Reference Flows for Intel 18A-P and Intel 14A

The expanded Cadence-Intel Foundry collaboration delivers silicon-proven digital…

Corporate
Corporate 27 Jul 2026 • 3 min read
DAC , Design IP , featured , DAC 2026 , AI-Driven Design

Corporate News

The Autonomous Chip-to-System Engineer Has Arrived

How Cadence, in collaboration with NVIDIA, is building the industry's first silicon…

Corporate
Corporate 26 Jul 2026 • 4 min read
AuraStack AI Super Agent , DAC , featured , agentic ai , NVIDIA
cdns - all_blogs_categories

  • All 6486
  • Corporate News 277
  • Life at Cadence 207
  • Academic Network 170
  • Analog/Custom Design 808
  • Artificial Intelligence 29
  • Cloud 24
  • Computational Fluid Dynamics 376
  • Data Center 60
  • Digital Design 476
  • Learning and Support 64
  • RF Engineering 116
  • SoC and IP 437
  • System, PCB, & Package Design  1020
  • Verification 1338
  • Cadence Japan 18
  • Physical Systems Simulation 31

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

SoC and IP

Mobile World Congress: Enabling Systems with Sensor Fusion, DSPs

BARCELONA, Spain—We hear a lot about sensor fusion and the applications that it can…

Brian Fuller 30 Mar 2015 • 1 min read
DSP , sensor fusion , #MWC15 , cadence , Freespace , Mobile World Congress , Tensilica , Hillcrest Labs

Digital Design

High-Level Synthesis: Why Now?

March 27, 2015 – With a title like “Why Now?”, you might expect this to be a sales…

dpursley 27 Mar 2015 • 2 min read
High-Level Synthesis , EDA , Forte , Stratus , HLS

Whiteboard Wednesdays

Whiteboard Wednesdays—The Power of WiGig (802.11ad)

In this week's Whiteboard Wednesdays video, Bob Salem explains WiGig (IEEE 802.11ad…

References4U 24 Mar 2015 • less than a min read
wireless , Whiteboard Wednesdays , interfaces , 802.11ad , wiGig

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Highlight Nets Associated with Component? It…

With the 16.6 Allegro PCB Editor release, a simplified method to highlight or de…

Jerry GenPart 24 Mar 2015 • less than a min read
PCB Layout and routing , Allegro GUI , Allegro 16.6 , PCB Editor , Layout , PCB design , Grzenia , Allegro PCB Editor

SoC and IP

Link Training: Establishing Link Communication Between DisplayPort Source and Sink…

Link training is the first stepping stone to enabling the communication channel between…

Neelabh 23 Mar 2015 • 2 min read
Verification IP , VIP , DisplayPort , Link Training , Design IP and Verification IP

SoC and IP

ARM-Cadence IP Deal Propels Engineering Innovation Ahead: Martin Lund

On March 18, Cadence and ARM announced a groundbreaking deal that provides reciprocal…

Brian Fuller 18 Mar 2015 • 6 min read
IP , electronic system design , cadence , systems engineering , IP design , ip cores , interoperability , ARM

Whiteboard Wednesdays

Whiteboard Wednesdays—Cognitive Layering Technique for Low-Energy, Sensor-Rich D…

In this week's Whiteboard Wednesdays video, Chris Rowen talks about techniques for…

References4U 18 Mar 2015 • less than a min read
Whiteboard Wednesdays , IP , IoT , sensors , Tensilica , always-on , power

SoC and IP

Mobile World Congress: Two New Audio IP Announcements

BARCELONA, Spain—Mobile World Congress is not surprisingly focused on mobile devices…

Brian Fuller 16 Mar 2015 • less than a min read
DTS , #MWC15 , cadence , audio , audio subsystems , Mobile World Congress , IP design , Tensilica , HiFi Audio , MaxxVoice

Whiteboard Wednesdays

Whiteboard Wednesdays—Major Enhancements of the PCIe Gen 4 Specification

In this week's Whiteboard Wednesdays video, Sandeep Brahmadathan talks about the…

References4U 10 Mar 2015 • less than a min read
Whiteboard Wednesdays , IP , PCIe Gen4 , bandwidth , PCI Express , power

Life at Cadence

A Great Place to Do Great Work: Celebrating Our First Year on the FORTUNE List of…

Innovation starts with our people. For over 25 years, Cadence has been a leader…

Tina Jones 5 Mar 2015 • 4 min read
cadence , Fortune , GPTW , Lip-Bu Tan , Fortune 100 best companies to work for , great place to work

SoC and IP

IP Requirements for Verifying CHI-Based Designs

Just as IP components offload design effort, verification IP (VIP) components offload…

DimitryP 4 Mar 2015 • 2 min read
Verification IP , Interconnect Validator , IVD , CHI , VIP , Design IP and Verification IP , CHI VIP

SoC and IP

Mobile World Congress: A Decade of Change in IP Innovation

BARCELONA, Spain—In the past decade, immense change has come to mobile electronic…

Brian Fuller 4 Mar 2015 • 1 min read
electronic system design , #MWC15 , cadence , Steve Roddy , Mobile World Congress , Tensilica , mobile , IC design

Analog/Custom Design

Virtuosity: 12 Things I Learned In February by Browsing Cadence Online Support

Application Notes 1. Voltus-Fi Power Analysis Support and Power Grid View Generation…

stacyw 4 Mar 2015 • 3 min read
AMS Designer , PSPICE , Voltus , Layout , Constraints , FinFET , VLS XL

SoC and IP

WiGig Has Arrived to Enable IoT Designs--and Cut the HDMI Cord!

What is WiGig WiGig is the name given to a high-speed multi-gigabit wireless communications…

Steve Brown 4 Mar 2015 • 3 min read
wireless , cadence , IP blocks , IP design , WiGig IP , 802.11ad , wiGig , HDMI , WiFi

Whiteboard Wednesdays

Whiteboard Wednesdays - Optimizing Power Via a Configurable Processor

In this week’s Whiteboard Wednesdays, Chris Rowen takes a look at the basic energy…

References4U 3 Mar 2015 • less than a min read
Whiteboard Wednesdays , IP , Chris Rowen , optimize power , Tensilica , energy , configurable processor , power

Analog/Custom Design

Virtuosity: 13 Things I Learned in January 2015 by Browsing Cadence Online Suppo…

'Tis the end of an era, folks. It should not be a surprise, but IC 5.1.41 reached…

stacyw 2 Mar 2015 • 2 min read
EAD , ADC , PLL , ADE , Spectre , Parasitic analysis

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Find Filter Support of Hierarchical Constraint…

The 16.6 Allegro PCB Editor release ‘Find by Name’ list now supports hierarchical…

Jerry GenPart 25 Feb 2015 • less than a min read
Cadence Design Systems , Allegro 16.6 , PCB Editor , PCB design , Grzenia , Allegro PCB Editor , Allegro

Verification

Don’t Lose Extra Simulation Cycles

After reading the rest of this blog, you might guess the truth, which is that my…

teamspecman 25 Feb 2015 • 2 min read
Specman , e , e verification code , simulation , verification

Whiteboard Wednesdays

Whiteboard Wednesdays—Cadence VIP Ease of Use Project

In this week's Whiteboard Wednesdays video, Herbert Rivera-Sanchez discusses the…

References4U 25 Feb 2015 • less than a min read
Verification IP , Whiteboard Wednesdays , IP , VIP , Ease of Use
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information