• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Learn How Labforge Is Bringing AI into Vision Systems

    Artificial Intelligence (AI): Learn How Labforge Is Bringing AI into Vision Systems

    Tanushri Shah
    Tanushri Shah
    Labforge is a Waterloo, Ontario-based company that designs, builds, and manufactures smart cameras used in industrial automation and defense applications. By bringing artificial intelligence (AI) into their vision systems with Cadence, they can autom...
    • 21 Sep 2023
  • DAC Celebrates Its 60th Anniversary

    Corporate News: DAC Celebrates Its 60th Anniversary

    Reela Samuel
    Reela Samuel
    The Design Automation Conference (DAC) recently celebrated its 60th anniversary in San Francisco with an outstanding lineup of speakers and presentations. Academic, research, government, and industry attendees participated in robust research and eng...
    • 21 Sep 2023
  • AESIN TECH TALK: Accurate Electro-Thermal Simulation for Thermal Management of Electric Drivetrain

    Computational Fluid Dynamics: AESIN TECH TALK: Accurate Electro-Thermal Simulation for Thermal Management of Electric Drivetrain

    Veena Parthan
    Veena Parthan
    In this AESIN TECH TALK, Matt Evans, Principal Product Engineer at Cadence, will discuss the thermal management of electric drivetrains, the importance of thermal simulation, and the role of Celsius EC Solver in this process.
    • 20 Sep 2023
  • Discover What’s New in Fine Marine CFD

    Computational Fluid Dynamics: Discover What’s New in Fine Marine CFD

    AnneMarie CFD
    AnneMarie CFD
    The newest version of Fine Marine offers critical enhancements that improve solver performances and sharpen the C-Wizard’s capabilities even further. Check out the highlights...
    • 20 Sep 2023
  • Sustainable Design of Data Centers Using Cadence Reality DC

    Data Center: Sustainable Design of Data Centers Using Cadence Reality DC

    Veena Parthan
    Veena Parthan
    In the CadenceLIVE Silicon Valley presentation on From Chips to Chillers: Electronics Cooling Through to Sustainability, Sherman Ikemoto, System Sales Group Director for the Cadence Digital Twin platform, discusses the sustainable methods for electronics cooling using Cadence tools.
    • 20 Sep 2023
  • BoardSurfers: Creating GUIs Using Allegro SKILL

    System, PCB, & Package Design : BoardSurfers: Creating GUIs Using Allegro SKILL

    Kirti Sikri
    Kirti Sikri
    The Allegro SKILL coding language offers capabilities to create user-friendly graphical user interfaces (GUIs) for an enhanced user experience. The extensive collection of Allegro SKILL widgets enables the creation of sophisticated GUI components for...
    • 19 Sep 2023
  • Renesas Collaborates on Large Language Model Generative AI Chip Design

    Artificial Intelligence (AI): Renesas Collaborates on Large Language Model Generative AI Chip Design

    Steve Brown
    Steve Brown
    Renesas and Cadence have been collaborating for several years, combining their expertise to drive advancements in chip design. Their partnership has been instrumental in creating innovative solutions that address the complex challenges faced by chip ...
    • 19 Sep 2023
  • Academic and Entrepreneur Tracks at CadenceLIVE Europe 2023

    Academic Network: Academic and Entrepreneur Tracks at CadenceLIVE Europe 2023

    Anton Klotz
    Anton Klotz
    I am very happy to announce that registration for the in-person CadenceLIVE Europe user conference has opened! The conference will be hosted in Munich at a new venue, the Holiday Inn, from October 10 to 11. In the very unlikely case that you have s...
    • 18 Sep 2023
  • How Much Do You Know About Virtuoso Studio?

    Analog/Custom Design: How Much Do You Know About Virtuoso Studio?

    NaomiM
    NaomiM

    How much do you know about Virtuoso Studio? Here are the answers to the True or False questions we’re listing each week on Cadence social media channels. Watch for a new question every Friday in 2023.

    Learn more about Virtuoso Studio’s advantages. Cadence Virtuoso Studio is our next-generation custom design platform delivering an optimal design experience that meets today's and future custom analog design needs…

    • 15 Sep 2023
  • Verification of Integrity and Data Encryption (IDE) for CXL Devices

    Verification: Verification of Integrity and Data Encryption (IDE) for CXL Devices

    Sangeeta Soni
    Sangeeta Soni

    In continuation of our series on IDE blogs, Why IDE Security Technology for PCIe and CXL? and Verification of Integrity and Data Encryption(IDE) for PCIe Devices, this blog focuses on IDE verification considerations for CXL devices.

    With increasing trends of AI, ML, and deep learning in the computing space, there is a focus on security features for SoCs catering to high performance computing (HPC), data analytics, automotive…

    • 14 Sep 2023
  • Spectre Tech Tips: Spectre FMC Analysisのご紹介

    カスタムIC/ミックスシグナル: Spectre Tech Tips: Spectre FMC Analysisのご紹介

    Custom IC Japan
    Custom IC Japan
    プロセスが微細化するにつれて、デバイスのミスマッチが回路性能に与える影響は大きくなり、現在では、このミスマッチが性能指標に与える影響を解析するために、さらに多くのモンテカルロ・シミュレーションが必要とされています。標準的なモンテカルロ・アルゴリズムでは、メモリ設計において4σの歩留まりを決定するために必要な100万回のモンテカルロ・シミュレーションを行うことすら不可能(高コスト)です。高シグマ歩留まり解析に10億回以上のシミュレーションが必要なことは明らかです。 Spectre FM...
    • 13 Sep 2023
  • From Learners to Innovators: Inside Cadence’s Certified Training Partner Program

    Learning and Support: From Learners to Innovators: Inside Cadence’s Certified Training Partner Program

    VNelson
    VNelson
    The news is replete with stories of a global shortage of engineers, which is only getting more acute. According to the US Bureau of Labor Statistics projections, by 2032, US STEM occupations will grow by about 1 million. Additionally, several governm...
    • 13 Sep 2023
  • Virtuosity: Virtuoso Design Intent支持多语言注释

    定制IC芯片设计 : Virtuosity: Virtuoso Design Intent支持多语言注释

    Mate Zamori
    Mate Zamori
    ICADVM20.1 ISR20 开始,用户可以使用普通话、日语、印度语等非拉丁字符的语言来编写 Design Intent 中的注释。
    • 13 Sep 2023
  • Automatically Generate the Best Mesh Each Time with Adaptive Grid Refinement

    Computational Fluid Dynamics: Automatically Generate the Best Mesh Each Time with Adaptive Grid Refinement

    Veena Parthan
    Veena Parthan
    The goal of simulation preprocessing is to create a mesh that is suitable for the analysis. We aim for computational efficiency when generating a mesh while resolving geometry and physics. Automated adaptive grid refinement feature in Fidelity Pointwise manages numerical errors, adheres to user-defined boundaries, and resolves all flow features for diverse applications.
    • 13 Sep 2023
  • Training Webinar: A Revolutionary Approach to Optimizing Chip Design

    Digital Design: Training Webinar: A Revolutionary Approach to Optimizing Chip Design

    FormerMember
    FormerMember

    Please join me, Cadence Training and Application Engineer Krishna Atreya, for this free technical Training Webinar.

    What Is the Webinar About?

    The Cadence Cerebrus Intelligent Chip Explorer is a revolutionary, machine learning-driven, automated approach to chip design flow optimization. Block engineers specify the design goals, and Cadence Cerebrus intelligently optimizes the Cadence digital full flow to meet power,…

    • 12 Sep 2023
  • Start Your Engines: Use Tcl to Save Signals More Efficiently in AMS Simulations

    Analog/Custom Design: Start Your Engines: Use Tcl to Save Signals More Efficiently in AMS Simulations

    Qingyu Lin
    Qingyu Lin
    For large SoC designs, the simulation performance might get impacted by the number of signals being saved. Therefore, a crucial part of simulation setup is to specify the signals to be saved. View this blog to know more on how you can use Tcl commands to save signals more efficiently.
    • 12 Sep 2023
  • Cadence CEO Unveils Exciting LLM GenAI Breakthrough for Chip Design

    Artificial Intelligence (AI): Cadence CEO Unveils Exciting LLM GenAI Breakthrough for Chip Design

    Corporate
    Corporate
    In a recent keynote address, Dr. Anirudh Devgan, president and CEO of Cadence, shared groundbreaking insights into the future of generative AI (GenAI) for semiconductor and system design. With a focus on artificial intelligence (AI), 3D-IC, and digit...
    • 12 Sep 2023
  • INEOS Britannia Is Designing for the Next America's Cup with Cadence

    Corporate News: INEOS Britannia Is Designing for the Next America's Cup with Cadence

    SarahAdams
    SarahAdams
    As teams gear up for the 37th edition of the America's Cup, the pressure is on to design the fastest race boat possible. At INEOS Britannia, they are partnering up with the best in the industry to achieve their goal of winning the competition. W...
    • 12 Sep 2023
  • The Crucial Need for Synchronization with Third-Party Systems

    Verification: The Crucial Need for Synchronization with Third-Party Systems

    Anika Sunda
    Anika Sunda

    In today’s interconnected world, businesses and organizations rely heavily on various software applications and systems to streamline their operations, manage data, and facilitate collaboration. Many companies use specialized tools like IBM DOORS and Jama to handle complex requirements management and project development. While these systems offer robust capabilities individually, the need for synchronization with third…

    • 12 Sep 2023
  • Training Webinar: Celsius Thermal Solver - Recording Available

    System, PCB, & Package Design : Training Webinar: Celsius Thermal Solver - Recording Available

    Vince Kim
    Vince Kim
    The Cadence Celsius Thermal Solver is the industry’s first complete electrothermal co-simulation solution for the full hierarchy of electronic systems from ICs to physical enclosures. Utilizing innovative multiphysics technology, Celsius Thermal Solver enables complete system analysis by combining finite element analysis (FEA) for solid structures with computational fluid dynamics (CFD) for fluids. The Training Byte webinar…
    • 11 Sep 2023
  • Cadence Creates Industry’s First LLM Technology for Chip Design

    Corporate News: Cadence Creates Industry’s First LLM Technology for Chip Design

    Steve Brown
    Steve Brown
    In the nine short months since OpenAI brought ChatGPT (a Chat Generative Pre-Trained Transformer) and the phenomenal concept of large language models (LLMs) to the global collective consciousness, pioneers from every corner of the economy have raced ...
    • 11 Sep 2023
  • Common Tensilica Software Stack Delivers Best-In-Class Edge AI Performance

    Artificial Intelligence (AI): Common Tensilica Software Stack Delivers Best-In-Class Edge AI Performance

    TIP SMitra
    TIP SMitra
    Developing an agile software stack is important for successful AI deployment on the edge. We regularly encounter new machine learning models created from multiple AI frameworks that leverage the latest primitives and state-of-the-art ML model topolog...
    • 11 Sep 2023
  • 如何在封装设计中创建并使用非圆形过孔堆叠?

    PCB、IC封装:设计与仿真分析: 如何在封装设计中创建并使用非圆形过孔堆叠?

    TeamAllegro
    TeamAllegro
    要设计出尺寸更小的电子器件,可以在多层基板或多层印刷电路板 (PCB) 中采用高密度设计,增加每层的使用率。在多层封装或多层电路板的设计和制造过程中,过孔的作用不可或缺。我们需要使用过孔或电镀过孔来实现从一层到另一层的布线。虽然也可以使用通孔或盲孔,但这两种孔占用了过多的空间,使得复杂和高密度电子器件难以布线。要解决这个问题,可以使用堆叠的过孔,即两个或两个以上的分层过孔彼此堆叠在一起。 在本文中,我们将借助 Allegro Package Designer Plus 工具,探讨如何在高密度复杂...
    • 10 Sep 2023
  • CadenceTECHTALK: Solution for 3D-IC Interposer Signal Integrity

    System, PCB, & Package Design : CadenceTECHTALK: Solution for 3D-IC Interposer Signal Integrity

    Tanushri Shah
    Tanushri Shah

    3D-IC design requires early analysis of thermal properties, power delivery, and signal integrity. This CadenceTECHTALK goes through the process of simulating heterogeneously integrated chiplets. You’ll be able to learn about the integrated workflow that begins with silicon design data being accurately modeled with 3D FEM extraction.

    A slide from the CadenceTECHTALK titled 'From the Chip Through to the System'

    Gary Lytle, product manager director at Cadence, talks about Cadence’s multiphysics…

    • 10 Sep 2023
  • CadenceLIVE Taiwan 2023 感謝有您、圓滿落幕!

    Spotlight Taiwan: CadenceLIVE Taiwan 2023 感謝有您、圓滿落幕!

    candyyu
    candyyu
    半導體與 EDA年度盛會 - CadenceLIVE Taiwan 使用者大會在8月31日圓滿落幕。匯聚超過40場技術趨勢演講、涵括 6大技術分場與成功案例、串聯近20家產業學界專家,共同探討高科技產業熱門議題和前瞻趨勢!今年適逢Cadence成立35周年,讓打造各領域精英交流平台的CadenceLIVE Taiwan更別具意義。為此,今年大會聚焦「機器學習與數位流程」、「類比混合訊號設計」、「系統級軟硬體驗證」、「多重物理系統設計與設計與分析」、「3D-IC解決方案」、「IP與車用解決方案」等...
    • 10 Sep 2023
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information