• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Investing in Innovation — Student Design Teams

    Academic Network: Investing in Innovation — Student Design Teams

    Kira Jones
    Kira Jones
    Student teams working together to tackle technical challenges and find innovative solutions are the future of the electronics industry. That’s why the Cadence Academic Network is committed to providing the tools and training needed to accelerat...
    • 7 Jan 2025
  • Accelerating Design in Collaboration with NVIDIA at CES 2025

    Corporate News: Accelerating Design in Collaboration with NVIDIA at CES 2025

    Corporate
    Corporate
    The stage is set for CES 2025, the world's premier gathering for technology innovation. This year, it promises to be a show like no other, showcasing groundbreaking advancements in artificial intelligence (AI), connectivity, and next-generation d...
    • 6 Jan 2025
  • Reflecting and Connecting: Highlights from Our America's Women@Cadence Group

    Life at Cadence: Reflecting and Connecting: Highlights from Our America's Women@Cadence Group

    Yesenia Carrillo
    Yesenia Carrillo
    The Women@Cadence Program aims to provide a safe space for women to share experiences, mentor one another, and create opportunities for professional and personal growth. With a global presence, this initiative amplifies women's voices every...
    • 6 Jan 2025
  • Cadence Collaborates with TSMC to Shape the Future of 3D-IC

    Corporate News: Cadence Collaborates with TSMC to Shape the Future of 3D-IC

    Corporate
    Corporate
    The rapid evolution of artificial intelligence (AI) has positioned it as a driving force in today's semiconductor industry. With the insatiable demand for AI-driven computation and memory-heavy applications, traditional monolithic designs are str...
    • 6 Jan 2025
  • Innovation in 2024: Designed with Cadence

    Corporate News: Innovation in 2024: Designed with Cadence

    Tanushri Shah
    Tanushri Shah
    2024 has been a pivotal year for the semiconductor industry. It goes without saying that chips are all around us, from our phones to our fridges. Of course, all chips aren’t made equal; they are designed differently based on what’s requir...
    • 27 Dec 2024
  • Virtuoso Studio: レイアウトの断面を表示するCross Section Viewer

    カスタムIC/ミックスシグナル: Virtuoso Studio: レイアウトの断面を表示するCross Section Viewer

    Custom IC Japan
    Custom IC Japan
    当社の新しい AI 搭載カスタム設計ソリューション Virtuoso Studio は、我々の30年にわたる業界の知識とリーダーシップを活用し、革新的な機能、比類のない生産性を実現する再構築されたインフラストラクチャ、および従来の設計の枠を超えた新しいレベルの統合環境を提供します。このブログシリーズでは、最高のアナログ設計ツールがどのように改良され、困難な設計課題に対応できるようになったかを紹介します。 積み重なった層と聞いて最初に思い浮かぶのは、ケーキやサンドイッチ、あるいは玉ねぎでしょう!...
    • 23 Dec 2024
  • Doc Assistant A-Z: クラウドベースのヘルプビューアを最大限に活用する Part 4

    カスタムIC/ミックスシグナル: Doc Assistant A-Z: クラウドベースのヘルプビューアを最大限に活用する Part 4

    Custom IC Japan
    Custom IC Japan
    Doc Assistant A-Z シリーズの最終章にようこそ。今回は、単にシリーズを締めくくるというだけではなく、これまでに達成したマイルストーンと、その過程で得られた洞察を振り返ります。 この最後のブログでは、回路設計者のチームが彼らのワークフローに完璧に適用させるためにDoc Assistantをどのようにカスタマイズし、最適化したか、実際の体験をご紹介します。  それは明るく、賑やかな水曜日の朝でした。カフェテリアは満席で、昼食をとるために席に着いたところ、聞き覚えのある声がし...
    • 23 Dec 2024
  • Flexible, Scalable, and 50% More Performance – Imagination’s GPUs

    Corporate News: Flexible, Scalable, and 50% More Performance – Imagination’s GPUs

    Tanushri Shah
    Tanushri Shah
    Imagination is a company that solves complex problems by creating innovative technologies that help its partners succeed. Whether it’s automotive, consumer devices, or data centers, Imagination is looking to provide the highest-quality solution...
    • 20 Dec 2024
  • design_variant

    System, PCB, & Package Design : Training Insights: Ascent: Schematic Design Variants in Allegro X System Capture

    Priyadarshini N D
    Priyadarshini N D
    Most electronic products have variations, such as a different RAM size or different supply voltages, because of various geographic locations. Variants, which are modifications of the base design, offer a powerful way to create and manage these v...
    • 20 Dec 2024
  • System Analysis Knowledge Bytes: Thermal Effects on Voltage Margins with Celsius PowerDC

    System, PCB, & Package Design : System Analysis Knowledge Bytes: Thermal Effects on Voltage Margins with Celsius PowerDC

    Vince Kim
    Vince Kim
    Capture the effects of temperature on electrical design margins with the new course: DC and Thermal Analysis with Celsius PowerDC
    • 18 Dec 2024
  • Various Types of Transaction-Based Interfaces (TLM) for DisplayPort VIP

    Verification: Various Types of Transaction-Based Interfaces (TLM) for DisplayPort VIP

    202412104226
    202412104226
    Introduction

    Different RTL designs often require different specially designed parallel interfaces. These different interface requirements serve varying needs, such as certain blocks not being ready when the design is under development. To speed up simulation during unit testing, DisplayPort needs to connect to other protocols. Instead of creating a new physical pin interface, this blog introduces a Transaction-Based Customer…

    • 18 Dec 2024
  • Design Smarter: Unlock the Power of Virtuoso Auto Place and Route (APR)

    Analog/Custom Design: Design Smarter: Unlock the Power of Virtuoso Auto Place and Route (APR)

    Sandeep O
    Sandeep O
    Are you tired of sacrificing precious design time and risking errors with manual placement and routing of analog devices?  Do you dream of streamlining your workflow and boosting productivity while maintaining the precision and accuracy analog d...
    • 17 Dec 2024
  • Knowledge Booster Training Bytes: Design Checks and Asserts in Spectre Simulator

    Analog/Custom Design: Knowledge Booster Training Bytes: Design Checks and Asserts in Spectre Simulator

    Sai Darshan S N
    Sai Darshan S N

     Let's quickly discuss design checks and asserts in the Spectre Simulator Platform. Asserts (also called device checks) help design and verification engineers identify the critical design issues in their circuit, such as extreme voltages, excessive currents and current densities, unreasonable device model parameters (transistor width or length, for example), or erroneous design conditions, with the help of expressions…

    • 17 Dec 2024
  • Enkle Sound and Cadence

    SoC and IP: Enkl Sound Elevates Audio Tech with Tensilica HiFi DSP for Unmatched Excellence

    Vinod Khera
    Vinod Khera
    In the rapidly evolving world of audio technology, Enkl Sound Copenhagen emerges as a beacon of innovation, blending timeless Scandinavian design with the pulsating heart of cutting-edge digital sound processing. At the core of this synthesis lies t...
    • 16 Dec 2024
  • Crafting Stellar Performance in the Rapidly Evolving Arm SoC Landscape

    System, PCB, & Package Design : Crafting Stellar Performance in the Rapidly Evolving Arm SoC Landscape

    Reela Samuel
    Reela Samuel

    In an era where technology evolves at lightning speed, ensuring top-tier system performance in Arm system-on-chip (SoC) architectures is both a challenge and a necessity. The race is on for developers to harness the full potential of these intricate systems to stay ahead of the curve. But how can you assure optimal performance amidst constant change? This post discusses the design, assurance, and verification of Arm-based…

    • 16 Dec 2024
  • From Concept to Reality: Understanding the Cadence Analog IC Design Flow

    Analog/Custom Design: From Concept to Reality: Understanding the Cadence Analog IC Design Flow

    Vishnu Teja S
    Vishnu Teja S
    In this blog, you will explore the Analog IC design flow stages and highlight the Cadence tools that are used in each stage.
    • 16 Dec 2024
  • Virtuoso Studio: Viewing Cross Section of a Layout

    Analog/Custom Design: Virtuoso Studio: Viewing Cross Section of a Layout

    Rohini Garg
    Rohini Garg
    In your layout designs, use Cross Section Viewer to take a deeper look into a specific section of your layout and to work on individual layers in the hierarchy.
    • 16 Dec 2024
  • Johanson Technology Adds Clarity Encryption Support to New Antenna Models

    System, PCB, & Package Design : Johanson Technology Adds Clarity Encryption Support to New Antenna Models

    MSATeam
    MSATeam

    Johanson Technology has collaborated with Cadence to provide customers with encrypted antenna models for Cadence's Clarity 3D Solver electromagnetic analysis solution. Johanson provides antenna models for engineers seeking to include accurate simulation models (Figure 1) to achieve a shorter time to design closure for their end products.

    Figure 1: The Johanson Clarity 3D encrypted antenna model simulation results…
    • 13 Dec 2024
  • From Lands End to John o'Groats: Our Ride for Prostate Cancer UK

    Life at Cadence: From Lands End to John o'Groats: Our Ride for Prostate Cancer UK

    Ryan Robello
    Ryan Robello
    Written by Keith Tunstall, application engineer architect, and Kevin Donnelly, application engineer director, both from Cadence's Bracknell, UK office. “Twenty years from now, you will be more disappointed by the things you didn’t do...
    • 13 Dec 2024
  • InspireSemi Is Paving the Way for the Next Generation of AI

    Corporate News: InspireSemi Is Paving the Way for the Next Generation of AI

    Tanushri Shah
    Tanushri Shah
    InspireSemi's research indicates that high-performance compute (HPC), artificial intelligence (AI), and graph analytics compute solutions are no longer good enough. They are expensive, hard to program, and power-heavy. To overcome these challenge...
    • 13 Dec 2024
  • If You Don't See It, You Might Miss It!

    Digital Design: If You Don't See It, You Might Miss It!

    P Saisrinivas
    P Saisrinivas

    The holiday week is here, and while this is a time for relaxing and re-energizing, it's also a perfect opportunity to continue learning and growing. Whether you're a student looking to stay ahead of the curve or a working professional with a thirst for new knowledge, our customer educational training bytes and online courses provide a fun, flexible way to learn during this holiday season.

                                  

    What…
    • 12 Dec 2024
  • Unraveling Orthogonal Header Content (OHC) in PCIe 6.0

    Verification: Unraveling Orthogonal Header Content (OHC) in PCIe 6.0

    Igor Krause
    Igor Krause
    Introduction

    With the arrival of Flit Mode, the information hold by the TLP header was reorganized. In addition to the base header, Orthogonal Header Content (OHC) may be added into the TLP. OHC works as an extra header for the TLP, incorporating information fields that are needed depending on the TLP type.

    Background of OHC

    There are multiple OHC types. Each one includes a specific set of information in the TLP packet…

    • 11 Dec 2024
  • Cadence Day at Texas A&M University

    Academic Network: Cadence Day at Texas A&M University

    Kira Jones
    Kira Jones
    The Cadence Academic Network enthusiastically partners with universities to enhance the ties between our business focus areas and academic disciplines. We are excited to collaborate with professors on innovative research and curriculum enhancement, o...
    • 11 Dec 2024
  • 2024年9月リリース、OrCAD X / Allegro X 24.1 の新機能ハイライト

    PCB設計/ICパッケージ設計: 2024年9月リリース、OrCAD X / Allegro X 24.1 の新機能ハイライト

    SPB Japan
    SPB Japan
    OrCAD X / Allegro X  24.1が Cadence Downloads からダウンロード可能になりました。本ブログでは、このリリースにアクセスするための重要なリンクと、主要な機能変更や新機能についての概要をご紹介します。   OrCAD X /Allegro X 24.1 (SPB241) 以下、主要な機能変更や新機能のリストとその簡単な概要を、プロダクト毎にご紹介します: リリースレベルでの変更 新たに、無償の Allegro X System Ca...
    • 10 Dec 2024
  • Dual-Grid Interpolation: For Improved Accuracy of Overset Grid Systems

    Computational Fluid Dynamics: Dual-Grid Interpolation: For Improved Accuracy of Overset Grid Systems

    Veena Parthan
    Veena Parthan
    This blog post explores overset grid techniques, highlighting the challenges and advancements in interpolation within cell-centered CFD flow solvers. It also introduces a novel dual-grid strategy that significantly enhances the stability and precision of CFD solutions.
    • 10 Dec 2024
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information