• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Symmetric Multiprocessing (SMP) RTOS on Xtensa Multicore

    SoC and IP: Symmetric Multiprocessing (SMP) RTOS on Xtensa Multicore

    Nayan Gaywala
    Nayan Gaywala

    An increasing number of multi-threaded embedded applications want to leverage multicore designs. Symmetric Multiprocessing (SMP) RTOS provides automatic load balancing of multiple threads in a multicore environment. Also, numerous legacy multi-threaded embedded applications are deployed on a single-core RTOS that customers want to move to a multicore environment. For these reasons, application developers often need an…

    • 29 Jan 2025
  • The Year That Was: Knowledge Booster Training Bytes Blog and Video Highlights from 2024

    Analog/Custom Design: The Year That Was: Knowledge Booster Training Bytes Blog and Video Highlights from 2024

    Parula
    Parula
    This blog takes us back into 2024 and highlights our new blogs, trainings and training bytes throughout the year. It also mention the new created digital badges and the trainings that were updated to the next version and amongst others our “Accelerated Learning” training option.
    • 29 Jan 2025
  • Virtuoso Studio IC23.1 ISR12 Now Available

    Analog/Custom Design: Virtuoso Studio IC23.1 ISR12 Now Available

    Virtuoso Release Team
    Virtuoso Release Team
    Virtuoso Studio IC23.1 ISR12 production release is now available for download.
    • 29 Jan 2025
  • Need to Reconfigure Your SoC to Meet Functional Safety Standards?

    Digital Design: Need to Reconfigure Your SoC to Meet Functional Safety Standards?

    FormerMember
    FormerMember

    The ISO 26262 standard provides functional safety guidance for semiconductors used in the automotive industry based on the foundational IEC 61508 standard. The Cadence Midas Safety Platform exchanges safety-related information across Cadence tools for a detailed safety analysis and generates a configuration database for your design. The semiconductor vendor does the safety analysis of the fully featured SoC and creates…

    • 28 Jan 2025
  • Cadence Ireland Sponsors Fahy Rovers Girls Soccer Team

    Life at Cadence: Cadence Ireland Sponsors Fahy Rovers Girls Soccer Team

    Suzanne Cawley
    Suzanne Cawley
    Recently, Cadence Ireland sponsored training tops for a local girls' soccer team, Fahy Rovers. Read on to learn more about how the sponsorship idea came about and why this team deserved it!
    • 28 Jan 2025
  • themes

    System, PCB, & Package Design : Exploring Themes in OrCAD X Capture

    Jasmine
    Jasmine
    The dark theme turns many user interface elements of your application dark and reduces the amount of light emitted from screens. Given that we spend about one-third of our day in front of laptop screens, the dark theme makes it easier on your eyes. S...
    • 28 Jan 2025
  • Digital Design Highlights - New Training Releases, Blogs, Videos and Digital Badges in 2024

    Digital Design: Digital Design Highlights - New Training Releases, Blogs, Videos and Digital Badges in 2024

    ulrike
    ulrike

     With another year gone, we look back at our most popular blogs from the year and provide a summary of everything else that occurred in the education sector.

    In 2024, we published 28 more training blogs around Digital Design and Signoff and  proudly presented 1 new webinar, if you missed it you can find the recording and  all future webinars we have  planned here.

    Some of Our Most Viewed Blogs

    Many thanks to all the coworkers…

    • 28 Jan 2025
  • Cadence High Sigma Analysis

    Analog/Custom Design: Broadcom Applies Spectre FMC for Timing Variation Analysis

    Vinod Khera
    Vinod Khera
    Process variations and device mismatches profoundly affect the latest ultra-small geometrical processes. Complexity creates additional factors that impact device manufacturing variability, which in turn impact overall yield.  Monte Carlo (MC) s...
    • 27 Jan 2025
  • People looking at a screen in a conference room

    Corporate News: Semidynamics – Customizable RISC-V Technology for the Next Five AI Revolutions

    Tanushri Shah
    Tanushri Shah
    It takes about three years to design a chip. At the same time, there’s a revolution in AI happening every six months. By the time that chip has been designed, five AI revolutions will have taken place. Five AI revolutions from now, will your te...
    • 23 Jan 2025
  • Join Cadence at DesignCon 2025 – Accelerate System Design with Cadence.AI

    System, PCB, & Package Design : Join Cadence at DesignCon 2025 – Accelerate System Design with Cadence.AI

    NaomiM
    NaomiM

    Are you ready to simplify your workflows, tackle your design challenges with confidence, and push your projects to new heights? DesignCon 2025 is right around the corner. Join us on January 28-30 in Santa Clara, California, for our DesignCon educational sessions, panels, and booth activities.

    Stop by Booth 827 for a cup of coffee and discover how Cadence can help you accelerate your PCB and advanced IC packaging design…

    • 23 Jan 2025
  • Women in CFD with Marina Ntipteni

    Computational Fluid Dynamics: Women in CFD with Marina Ntipteni

    Veena Parthan
    Veena Parthan
    In this edition of the Women in CFD series, we have the pleasure of featuring Marina Ntipteni, a seasoned developer and Manager at Cadence (formerly Beta CAE). Marina’s journey serves as a compelling example of how pursuing a career that blends various fields can lead to success.
    • 22 Jan 2025
  • Cadence and Dassault Systems

    System, PCB, & Package Design : Designing High-Performance Sensor Packages to Ensure Optimized Performance

    Vinod Khera
    Vinod Khera
     In an era where technology and connectivity reign supreme, electronic, and mechanical design fusion is revolutionizing the user experience. Gone are the days when components could be developed in isolation; the demand for innovative, interconn...
    • 22 Jan 2025
  • Modeling Lift Prediction in High-Lift Aircraft Configurations

    Computational Fluid Dynamics: Modeling Lift Prediction in High-Lift Aircraft Configurations

    Veena Parthan
    Veena Parthan
    A noteworthy case study on the Common Research Model high lift (CRM-HL) configuration showcases how RANS turbulence modeling in Fidelity CFD supports simulating multiple aircraft designs with faster turnaround time and assists manufacturers in achieving certification.
    • 20 Jan 2025
  • Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)

    Verification: Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)

    Sanjeet Kumar
    Sanjeet Kumar

    USB Promoter Group has released the eUSB2® Version 2.0 specification (eUSB2v2) in August 2024, which is developed to deliver a scalable I/O technology, specifically designed for inside-the-box (embedded) USB applications, optimizing for performance, power, and cost.

     

    As per the new specification, eUSB2v2 compliant designs will support up to 4.8Gbps bandwidth in both directions when operating in symmetric operation…

    • 17 Jan 2025
  • Machine Learning Is Revolutionizing IBIS-AMI Optimization in High-Speed Design

    System, PCB, & Package Design : Machine Learning Is Revolutionizing IBIS-AMI Optimization in High-Speed Design

    MSATeam
    MSATeam

    The complexity of IBIS-AMI models used in simulating serial links has increased to keep pace with serial link speeds. In the past, an exhaustive search method was used to find the best set of parameters for a given channel. As the number of model parameters and ranges has increased, this approach has quickly become computationally expensive, even with parallel execution. To check as many channels as possible, a better…

    • 16 Jan 2025
  • bed-of-nails_clamshell_tester

    System, PCB, & Package Design : BoardSurfers: How Many Test Points are Enough for Effective In-Circuit Testing?

    John T
    John T
    Many PCB engineers have nightmares about retrofitting test point pads into their perfectly arranged designs following a final review with senior experts. When I started my journey in PCB design many years ago, the internal design rules document state...
    • 16 Jan 2025
  • AMBA LTI Verification IP for Arm System MMU

    Verification: AMBA LTI Verification IP for Arm System MMU

    Ravi Vora
    Ravi Vora

    The AMBA LTI (Local Translation Interface) defines the point-to-point protocol between an I/O device and the TLBU (Translation Buffer Unit) of an Arm System Memory Management (SMMU). The LTI protocol is used by systems built based on the Arm System SMMUv3 architecture specification.

    The LTI protocol defines three different channels to request a translation for each transaction coming from an I/O Device. Additionally,…

    • 15 Jan 2025
  • Cadence tools and QSoC design

    Digital Design: The Quantum Leap: Equal1 Leverages Cadence Tools for QSoC Design

    Vinod Khera
    Vinod Khera
    In today's fast-paced world, the rise of artificial intelligence (AI) is driving skyrocketing expectations for high-performance computing (HPC). To address the expectations, we must overcome complex technical challenges and design and deliver th...
    • 15 Jan 2025
  • Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems

    Verification: Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems

    Rajneesh Chauhan
    Rajneesh Chauhan

    As technology continues to advance, so do the ways we connect and manage memory and devices in our computing systems. The latest version of Compute Express Link (CXL) 3.1 introduces a feature known as extended metadata. This feature brings significant improvements to how memory transactions are handled, leading to better performance and efficiency. Let's break down what extended metadata is, why it's important, and how…

    • 14 Jan 2025
  • Is Liquid Cooling the Future of Your Data Center?

    Data Center: Is Liquid Cooling the Future of Your Data Center?

    Veena Parthan
    Veena Parthan
    Data centers are increasingly facing challenges due to rising energy costs and the complexities of obtaining necessary approvals. To address these issues, liquid cooling technology emerges as a viable solution, particularly catering to the demands of high-density computing.
    • 13 Jan 2025
  • Embarking on the Future of Automotive: A Webinar Series Not to Be Missed

    Corporate News: Embarking on the Future of Automotive: A Webinar Series Not to Be Missed

    Corporate
    Corporate
    The automotive industry is fast-moving, with advancements in autonomous and electric vehicles steering us toward a not-so-distant future. To navigate this rapidly evolving landscape, understanding the latest trends and tools has never been more cruci...
    • 10 Jan 2025
  • Boosting Layout Productivity: Unlocking the Power of Virtuoso Studio Features

    Analog/Custom Design: Boosting Layout Productivity: Unlocking the Power of Virtuoso Studio Features

    rbaby
    rbaby
    In this Knowledge Booster blog, you will explore how to do layout design tasks using the latest features available in the Virtuoso Studio platform.
    • 9 Jan 2025
  • eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview

    SoC and IP: eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview

    DavidShin
    DavidShin

    When developing system-on-chip (SoC) solutions, the key features often minimize size, maximize performance, and achieve low power consumption while decreasing costs. These requirements are true for most industries, including AI-powered consumer devices, energy-intensive data centers, cloud-based enterprise systems, and smart autonomous vehicles. To meet these stringent requirements, selecting the right interface IP under…

    • 9 Jan 2025
  • Cadence Nominated for the 3InCites "Best Place to Work 2025" Award

    Corporate News: Cadence Nominated for the 3InCites "Best Place to Work 2025" Award

    Corporate
    Corporate
    Cadence has been nominated for the 3DInCites "Best Place to Work" award for 2025! This recognition underscores our ongoing commitment to creating an empowering workplace that inspires our employees to deliver their best, support their growt...
    • 8 Jan 2025
  • Moving Beyond Silicon

    Corporate News: Moving Beyond Silicon

    Reela Samuel
    Reela Samuel
    Technology has come a long way, shaping our lives with incredible precision and efficiency. Every gadget, from smartphones to electric vehicles, carries the beating heart of silicon—a material that has been the backbone of modern electronics f...
    • 8 Jan 2025
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information