• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Breakfast Bytes: Ronto and Quecto Are Not Cheeses

    Paul McLellan
    Paul McLellan
    The International Bureau of Weights and Measures (its initials are BIPM because it is in France, the Bureau International des Poids et Mesures) recently redefined the kilogram. Meera wrote about it late last year in Size (of the Kilogram) Matters. Th...
    • 20 Feb 2019
  • PCB、IC封装:设计与仿真分析: 什么是COM/JCOM信道合规技术

    Sigrity
    Sigrity
    在当今这个数以十计/两位数Gbps的数据时代里, 工程师的工作越来越不容易,正确地设计并表征系统以符合不断刷新的业内标准搞得大家焦头烂额,不仅要对高速串行链路及其所有损耗进行仿真,还得通过合规测试。 雪上加霜的是,大家熟悉的依靠比较不同频域参数(例如插入损耗、回波损耗、串扰等)从而发现设计缺陷的传统合规性检查方法已经过时了!由于没有考虑到不同参数的相互依存性和权衡裕量 问题,传统方法容易导致过度设计和成本过高问题。例如,如果一个设计满足插入损耗和串扰指标且有很大裕量,而仅有回波损耗一...
    • 19 Feb 2019
  • System, PCB, & Package Design : Take a lesson from the Amish...

    BillAcito
    BillAcito
    “Time to design completion” is almost always the primary metric and the cause for the most angst within a design team. Your customers demand that a package design is completed as quickly as possible to minimize the impact to the...
    • 19 Feb 2019
  • Breakfast Bytes: Breakfast Buffet for January 2019

    Paul McLellan
    Paul McLellan
    https://youtu.be/4N5bx3eR_9U The three highlighted posts for January were: Breakfast Nibbles: Predictions for 2019 AlphaZero: Four Hours to World Class from a Standing Start Persistent Memory Sign up for Sunday Brunch, the weekly Breakfast Byt...
    • 19 Feb 2019
  • Breakfast Bytes: All the Ps: the Photonics PDK Panel

    Paul McLellan
    Paul McLellan
    At DesignCon at the end of January, there was a panel on photonics. The title was Photonics Coming of Age: The Emergence of PDKs. The panelists were: Moderator James Pond of Lumerical (CTO). Lumerical provides photonic simulation software (and more)...
    • 19 Feb 2019
  • Breakfast Bytes: Sunday Brunch Video for 17th February 2019

    Paul McLellan
    Paul McLellan
    https://youtu.be/ZuoAfBXsbGw Made in front of the green screen (camera Sean) Monday: SPIE 2019: Light Entertainment Tuesday: DVCon Preview: The Year of PSS Wednesday: MWC Barcelona: 5G in Catalonia Thursday: Embedded in Nuremberg Friday: Presidents&#...
    • 17 Feb 2019
  • Breakfast Bytes: Presidents' Day Off-Topic: Why You Can't Say "Red Little Riding Hood"

    Paul McLellan
    Paul McLellan
    Monday is Presidents' Day, and Cadence (in the US) will be off for the day. Breakfast Bytes will be off, too, and as is now traditional, the post before the break is about whatever I feel like. Today, some obscurities about English that you probably ...
    • 15 Feb 2019
  • ENTECHMACH: Multidisciplinary Design Optimization of a Multi-Stage Centrifugal Compressor

    Computational Fluid Dynamics: ENTECHMACH: Multidisciplinary Design Optimization of a Multi-Stage Centrifugal Compressor

    AnneMarie CFD
    AnneMarie CFD
    Authors: Vladimir Neverov, Ivan Cheglakov, Specialists on compressor machines, Aleksandr Liubimov, Head of Advanced Development and Design Department, ENTECHMACH, Russia. Research-and-production Company «ENTECHMACH», located in Saint Pe...
    • 15 Feb 2019
  • Analog/Custom Design: Virtuosity: In-design Electromigration Analysis - An efficient way to make layouts electrically correct

    NamrataM
    NamrataM
    Shrinking size of ICs with highly complex layouts containing billions of transistors and miles of interconnects....all of this doesn't sound new now. The industry has been pretty fast in adopting advanced node designs and has witnessed various innovations to overcome the challenges faced at this level. One of the challenges is accurate and timely analysis of the effects of electromigration (EM) and IR drop, and faster…
    • 14 Feb 2019
  • Breakfast Bytes: Embedded in Nuremberg

    Paul McLellan
    Paul McLellan
    The last week of February is Embedded World (or, in fact, embeddedworld since they fashionably use all lower case). It is 26th to 28th February in the Exhibition Center. It is the same week as MWC Barcelona, DVCon (San Jose), and SPIE Advanced Lithog...
    • 14 Feb 2019
  • Breakfast Bytes: MWC Barcelona: 5G in Catalonia

    Paul McLellan
    Paul McLellan
    The last week of February is MWC Barcelona, formerly known as Mobile World Congress but now officially just initials. It is, obviously, in Barcelona, Spain. If you are in Germany, or Silicon Valley, other conferences are available! That week is ...
    • 13 Feb 2019
  • Breakfast Bytes: DVCon Preview: The Year of PSS

    Paul McLellan
    Paul McLellan
    The biggest conference on verification is DVCon, which takes place in the San Jose Doubletree Hotel from 25th to the 28th February (yes, the same week as SPIE...and Embedded World...and Mobile World Congress). Verification covers all of simulation, e...
    • 12 Feb 2019
  • Breakfast Bytes: SPIE 2019: Light Entertainment

    Paul McLellan
    Paul McLellan
    SPIE is the international society for optics and photonics, with the purpose of “advancing an interdisciplinary approach to the science and application of light”. What everyone calls "spie" (pronounced "spy"), however,...
    • 11 Feb 2019
  • Breakfast Bytes: Sunday Brunch Video for 10th February 2019

    Paul McLellan
    Paul McLellan
    https://youtu.be/evsNzak23b4 Made at Cadence basketball court (camera Sean) Monday: DesignCon: Cadence Teaches AMI and IBIS Tuesday: Emerging Memories Poised to Explode Wednesday: DesignCon 2019 Thursday: 60 Years of DARPA—61 Actually...
    • 10 Feb 2019
  • PCB、IC封装:设计与仿真分析: 机械、热、SI、PI 、EMI分析:PCB设计缺一不可

    SDA China
    SDA China
    本文翻译自Cadence "Breakfast Bytes" 专栏作者Paul McLellan文章 "Mechanical, Thermal, EMI, SI, PI: PCB Design Needs Them All" 。 space An-Yu Kuo博士曾经在Cadence CDNLive以色列分会场的开幕演讲上讨论过 “PCB设计与分析中弥合电气、机械等领域之间的差距” 主题。现如今,PCB设计与分析涵盖更多领域:电磁学的多物理分析、信号完整性分析、传热分析、...
    • 8 Feb 2019
  • Breakfast Bytes: Will Crypto Change the World?

    Paul McLellan
    Paul McLellan
    Do you remember when you had to pay for ringtones? In 2005, analysts were predicting that ringtones would be a $10+B market by 2010. In that pre-smartphone era, you could only install a ringtone if your service provider gave you permission. You had t...
    • 8 Feb 2019
  • Analog/Custom Design: Break the Wall! Merging Circuit Design Flow and Layout Design Flow for FinFET Design

    Hiro Ishikawa
    Hiro Ishikawa
    How can we overcome design challenges with FinFET architecture? Mr. Kazuhiro Oda of Toshiba Memory (TMC) discloses his recipe today.
    • 7 Feb 2019
  • System, PCB, & Package Design : Simulation for a Song: Downloading Models from the Web and Associating with Parts for PSpice Simulation

    mrigashira
    mrigashira

    While on a long drive, I like to sing along; say Eye of the Tiger or Johny B Goode or Sweet Home Alabama (even though I don’t live in Alabama), the music being an active part of the journey, especially when I am just beginning the drive, fresh and eager, looking forward to the trekking and wildlife sightings.  Compare this with the schematic design phase. Whistling and nodding while placing the parts: here’s the…

    • 7 Feb 2019
  • Analog/Custom Design: Virtuosity: Virtuoso ADE Verifier in IC6.1.8 and ICADVM18.1 – Better, Faster, Further!

    Rashmi G
    Rashmi G

     

     Cutting-edge innovation…Top-down planning…Reliable and formalized verification…Scalable performance!
    These are the current buzzwords floating around in the electronic design automation industry. In fact, these buzzwords and more describe the new release of Virtuoso® ADE Verifier in IC6.1.8 and ICADVM18.1. Analog verification methodology is ever-changing. With the introduction of very large and…

    • 7 Feb 2019
  • Breakfast Bytes: 60 Years of DARPA—61 Actually

    Paul McLellan
    Paul McLellan
    On 4th August 1957, the Soviet Union launched the first artificial satellite, Sputnik 1 ("sputnik" means "satellite" in Russian). It wasn't very impressive by modern standards, a 23" metal sphere with 4 radio antennas. It seems that President Eisenho...
    • 7 Feb 2019
  • Analog/Custom Design: Virtuoso IC6.1.8 ISR1 and ICADVM18.1 ISR1 Now Available

    Virtuoso Release Team
    Virtuoso Release Team
    The IC6.1.8 ISR1 and ICADVM18.1 ISR1 production releases are now available for download.
    • 6 Feb 2019
  • Breakfast Bytes: DesignCon 2019

    Paul McLellan
    Paul McLellan
    It doesn't seem to matter what a show is ostensibly about at the moment. Every show seems to be talk about quantum computing, 5G, or artificial intelligence (AI). DesignCon, the focus of which is PCB design, was no exception, with three keynotes on.....
    • 6 Feb 2019
  • 定制IC芯片设计 : Virtuosity: 如何使用ADE Explorer 及ADE Assembler 打开旧版本的ADE 状态和视图文件

    NamrataM
    NamrataM
    您是否发现,当您查看 Virtuoso ® ADE L 状态(State)文件,或者 Virtuoso ® ADE XL 视图 (View) 文件时,默认打开程序仍然是旧版本的 ADE L 或者XL?  如果您已经移动至 Virtuoso ® ADE Assembler 或者 Virtuoso ® ADE Explorer,那么需要打开文件,在 Open File 对话框下,找到应用程序这栏,并将其更改为...
    • 5 Feb 2019
  • Breakfast Bytes: Emerging Memories Poised to Explode

    Paul McLellan
    Paul McLellan
    A couple of weeks ago was the Persistent Memory Summit. (For more details, see my post Persistent Memory.) Normally, this might be a minority-interest event, but the potential arrival of a new level in the memory/storage hierarchy means that everyone...
    • 5 Feb 2019
  • Breakfast Bytes: DesignCon: Cadence Teaches AMI and IBIS

    Paul McLellan
    Paul McLellan
    At the recent DesignCon, Cadence and customer IBM presented a tutorial on Advanced IBIS-AMI Techniques for 32 GT/s and Beyond. If you are not well-versed in SerDes and signal integrity, your first need for a tutorial might be to explai...
    • 4 Feb 2019
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information