Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML

Analog/Custom Design

Virtuoso Studio IC23.1 ISR15 Now Available

Virtuoso Studio IC23.1 ISR15 production release is now available for download.

Virtuoso Release Team
• 2 min read
featured , Virtuoso Studio , IC Release , IC Release Blog Announcement , Virtuoso
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Computational Fluid Dynamics

Hex-Core Voxel Meshes: The Best of Structured and Unstructured Meshing

The introduction of hex-core voxels marks a significant advancement by combining…

• 4 min read
Computational Fluid Dynamics , Meshing , Hex-core Voxels , Fidelity Pointwise

Corporate News

Orca Semiconductor Is Optimizing Analog ICs

Orca Semiconductor is an analog mixed-signal semiconductor manufacturer. The company…

• 1 min read
Cadence Oncloud , cloud , designed with cadence , Genus Synthesis Solution , xcelium

Corporate News

The Power of Digital Twins

By Bob O’Donnell, president and chief analyst of TECHnalysis Research While much…

• 5 min read
featured , Generative AI , digital twin , Emulation , GenAI

Digital Design

A Magical World - The Incredible Clock Tree Wizard to Augment Productivity and QoR…

In the era of Artificial Intelligence, front-end designers need a magical key to…

• 2 min read
performance , debug , training , congestion , PPAC , training bytes , clock tree synthesis , area , RTL design , power

Verification

Randomization Considerations for PCIe Integrity and Data Encryption Verification…

Peripheral Component Interconnect Express (PCIe) is a high-speed interface standard…

• 7 min read
Verification IP , Functional Verification , System Design and Verification , VIP , PCIe , PCIe 6.0 , PCIe Gen5 , IDE

Life at Cadence

Cleared to Land: An Interview with Cadence Veterans ERG Lead Johnathan Edmonds

Each November, we are reminded of the bravery and dedication of those who have served…

• 5 min read
Corporate Culture , LifeAtCadence , DEIatCadence

Life at Cadence

Celebrating Milestones: The Cadence Bangalore Toastmasters Club’s Journey

On November 5, 2024, the Cadence Bangalore Toastmasters Club celebrated a significant…

• 2 min read
Cadence Culture , Cadence India , Toastmasters , LifeAtCadence , great place to work , life at cadence

Data Center

Solutions to Maximize Data Center Performance Featured at OCP Global Summit 2024

The demand for higher compute performance, energy efficiency, and faster time-to…

• 4 min read
data center , OCP , ARM , AI

Life at Cadence

Lessons from the UMass Lowell Women’s Leadership Conference

This post was contributed by Liliko Uchida, application engineer at Cadence. Being…

• 4 min read
WomenAtCadence , life at cadence , Women in Technology

SoC and IP

Simulating Multiple Cadence DSPs as Multiple x86 Processes

An increasing number of embedded designs are multi-core systems. At the pre-silicon…

• 4 min read
Tensilica , Xtensa , SystemC , multicore , simulation , multiprocessing

Corporate News

McLaren and Cadence Are Engineering Success

Celebrated for their unparalleled engineering expertise and pioneering mindset, McLaren…

• 2 min read
CFD , Automotive , featured , designed with cadence , Fidelity CFD , McLaren Racing , Cadence CFD

SoC and IP

Redefining Hearing Aids with Cadence DSPs

Hearing is one of the most essential senses for engaging with the world. It enables…

• 4 min read
Tensilica DSPs , HiFi DSP , Fusion DSP Family , Hearing Aids

Verification

Versatile Use Case for DDR5 DIMM Discrete Component Memory Models

DDR5 DIMM Architectures The DDR5 generation of Double Data Rate DRAM memories has…

• 6 min read
ddr5 , Functional Verification , DDR5 DIMM , System Design and Verification , VIP , MRDIMM , Memory Model

Computational Fluid Dynamics

Women in CFD with Vassiliki Moschou

In this edition of the Women in CFD series, we feature Vassiliki Moschou, aka Vicky…

• 5 min read
Beta CAE , Computational Fluid Dynamics , WomenAtCadence , women in engineering , Women in CFD

Digital Design

Here Is the Recording of the RTL-to-GDSII Flow FrontEnd Webinar!

In this recent Training Webinar, we explore the concepts of RTL design, design verification…

• 2 min read
FrontEnd Design , webinars , verification engineers , Cadence Online Support , training , coverage analysis , xrun , Cadence training , flow , xcelium simulator , Design Engineers , Training Webinar , Cadence support , RTL2GDSII Webinar

Life at Cadence

Cadence Fem.AI Summit: A Journey of Inspiration

This year, the Cadence Giving Foundation (CGF) launched Fem.AI to achieve a more…

• 4 min read
Cadence Giving Foundation , featured , Cadence Cares , Women in AI , gender equity , Women in AI Month , Fem.AI , AI , Women in Technology

Verification

Training Webinar: Fast Track RTL Debug with the Verisium Debug Python App Store

As a verification engineer, you’re surely looking for ways to automate the debugging…

• 2 min read
Functional Verification , Python API , Verisium Debug

System, PCB, & Package Design 

Ascent: Training Insights: DE-HDL Libraries in Allegro X System Capture

Allegro X System Capture offers a complete ecosystem for library development. This…

• 5 min read
PCB , Library Development , System Capture , DEHDL , SPB , symbol , PCB design , Training Insights , ASCENT , library , allegro x , Allegro , Allegro X System Capture

System, PCB, & Package Design 

Wild River Collaborates with Cadence on CMP-70 Channel Modeling

Wild River Technology (WRT), the leading supplier of signal integrity measurement…

• 2 min read
test fixtures , channel modeling , signal integrity analysis , simulation to measurement , Signal Integrity , Clarity 3D Solver
CDNS - Fix Layout Hompage