Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

業界初、エッジAI・AI搭載PC向けeUSB2V2エンドツーエンドデモをCESで公開

CES 2026で業界初のeUSB2V2エンドツーエンドデモを公開。AI PCやエッジAI向けの省電力・高速伝送を実現する最新USB技術の詳細をご紹介します。

Cadence Japan
• less than a min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Corporate News

Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES

Since their debut in 2023, AI PCs have taken the market by storm. Gartner projects…

Corporate
• 4 min read
news story , eUSB2v2 , Edge AI , Design IP , featured

Cadence Japan

ケイデンス、AI設計向け検証IPポートフォリオを強化する新VIP10種を発表

ケイデンスは、AIベースの設計に最適化された最新インターフェース向けに、10種類の新しい検証IP（Verification IP：VIP）を発表しました。今回発表されたVIPは…

Cadence Japan
• less than a min read
news story , Verification IP , featured

Cadence Japan

ケイデンス、株式会社ベリフォアを迎え検証サービスの革新を加速

ケイデンスはVerifore社を迎えて、半導体設計・検証サービスの革新を加速。高品質なソリューションで国内外の競争力を強化します。

Cadence Japan
• 2 min read
featured , japanese blog
cdns - all_blogs_categories

Blog - Post List
Latest blogs

Verification

Is it Time to Verify Your Chips in the Cloud? Part 3 of 3

Welcome back to our series on cloud verification solutions. This is the final part…

• 2 min read
security , Functional Verification , cadence cloud , xcelium , palladium cloud

Verification

UVM-ML- Managers’ Freedom of Choice

Freedom of choice is a term we hear a lot, especially in the last 10 years. It is…

• 5 min read
Specman , Specman/e , UVM-ML , Specman e , UVM multi-language , UVM-e , UVM ML , multi-language , multi-language UVM , multi-language verification , verification

Breakfast Bytes

DAC Wednesday: Denali, Patterson on Architecture, Rowen on Deep Learning, Analog…

Tuesday evening finished with the Denali Party. Since it's 8 years since Cadence…

• 13 min read
Analog artist , analog , isa , reliability

Breakfast Bytes

What's For Breakfast? Video Preview July 2nd to 6th 2018

https://youtu.be/QoFQImb0xk4 Coming from DAC (camera Sean) Monday: /* You are…

• less than a min read
liberate trio , doomsday , john conway , embedded vision , cloud , cadence cloud

SoC and IP

Chip Dis-integration

I was asked the following question recently. No longer are we seeing increasing…

• 5 min read
chiplets , IoT , Design IP and Verification IP , moore's law , 2.5D interposer

Breakfast Bytes

DAC Tuesday: IBM's AI, Jay's Wall Street View, Lip-Bu's Chat, Monster Chips

The second day of DAC needed several clones of me at lunchtime. Lip-Bu Tan's turn…

• 14 min read

Whiteboard Wednesdays

Whiteboard Wednesdays - Introduction to Functional Safety From an IP Supplier

In this weeks Whiteboard Wednesdays Divya Kalimuthu speaks about ISO 26262 from the…

• less than a min read
Whiteboard Wednesdays , functional safety

The India Circuit

The New India: Rise Of The Cashless Wallets

Can India really ever go cashless? This was one of the topics that was discussed…

• 3 min read
Government of India , cashless economy , digital india , Ezetap , demonetization , make in india

Breakfast Bytes

DAC Monday: Amazon's Things, Handel's Megadesign, Cooley's Troublemakers

Another year, and another DAC. As usual, the proceedings kicked off on Sunday night…

• 14 min read
dac55 , DAC , handel jones , Cooley , ibs , verification

System, PCB, & Package Design 

Improve Your Circuit Manufacturing Yield with Monte Carlo Analysis in PSpice

Generic Spice Technology is past. Let me introduce you to the powerful Monte Carlo…

• less than a min read
RF , OrCAD Capture , PSPICE , PCB design , simulation

Breakfast Bytes

Cadence Cloud

Today Cadence announced Cadence Cloud. This is the beginning of a major change in…

• 7 min read
passport , cloud , cadence cloud , Hosted Design Solutions

Breakfast Bytes

Remember Virtual CAD? DesignSphere Access? What an ASP Was?

Last time I worked for Cadence in the early 2000s, Adriaan Ligtenberg ran methodology…

• 4 min read
asp , cloud , cadence cloud , esd alliance

Verification

Is It Time to Verify Your Chips in the Cloud? Part 2 of 3

Welcome back to our series on cloud verification solutions. This is part two of a…

• 1 min read
uvm , Functional Verification , EDA , HPC , cadence cloud

Verification

App Note Spotlight: Streamline Your SystemVerilog Code, Part III - SystemVerilog…

Welcome back to the third installment of a special multi-part edition of the App…

• 2 min read
SystemVerilog , Tip , Functional Verification , App Note Spotlight

Breakfast Bytes

Automobil Elektronik Kongress 2018

Once a year for 22 years the electronic divisions of the European automotive industry…

• 6 min read
Automotive , ADAS , autonomous vehicles

Breakfast Bytes

What's For Breakfast? Video Preview June 25th to 29th 2018

https://youtu.be/-fwwmFE6yUs Coming from Automotiv Elektronik Kongress (camera…

• less than a min read
dac55 , DAC

Breakfast Bytes

Movie Theater Sound in Your Phone

Dolby Atmos is immersive sound. As Dolby puts it: Dolby transports you into the…

• 3 min read
hifi3 , atmos , Dolby , mwc china , Tensilica , Huawei

Whiteboard Wednesdays

Whiteboard Wednesdays - Introduction to ADAS  with a Real-Life Example

In this week’s Whiteboard Wednesdays video, Marc Greenberg, walks us through a typical…

• less than a min read
Whiteboard Wednesdays , self-driving car , ISO 26262 , ADAS

Breakfast Bytes

RSA Wrapup: Song, Darling, Thrun

The closing session of the RSA conference was a sort of chat-show hosted by Hugh…

• 5 min read
sebastian thrun , security , artificial intelligence , rsa conference , rsa , kate darling , dawn song
CDNS - Fix Layout Hompage