Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Cadence Japan

プネー拠点設立20周年を迎えるケイデンス、長期的な研究開発へのコミットメントを強化

ケイデンスのプネー拠点は設立20周年。DSP IPやAIアクセラレータなど最先端の半導体IPを開発し、インドの人材育成・半導体戦略を推進。

Cadence Japan
• less than a min read
news story , featured , Cadence Culture , japanese blog

Corporate News

Cadence Celebrates 20 Years in Pune, Reinforces Long-Term R&D Commitment

Cadence, a global leader in electronic system design, is celebrating 20 years in…

Corporate
• 1 min read
news story , featured , Cadence Culture

Cadence Japan

ケイデンス、TSMC N3Pテクノロジーで64Gbps対応UCIe IPソリューションをテープアウト

ケイデンス、第3世代UCIe IPをTSMC N3Pでテープアウト。64Gbps対応でAI/HPC向けマルチダイ設計を加速、業界最高水準の帯域密度を実現。

Cadence Japan
• less than a min read
news story , ucie , featured , chiplets , TSMC N3P

Analog/Custom Design

Virtuoso Studio IC25.1 ISR3 Now Available

Virtuoso Studio IC25.1 ISR3 production release is now available for download.

KomalJohar
• 4 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Announcement blog
cdns - all_blogs_categories

Blog - Post List
Latest blogs

RF Engineering

Using RF Simulation Technology for Analog Applications

The particular nature of analog circuits puts restrictive requirements on circuit…

• 1 min read
RF Simulation , Analog Simulation , RF design , Analog Smart

Verification

UVM World Community Site Now Available!

Yesterday morning, the verification world was buzzing with the first release of the…

• 1 min read
uvm , Verification methodology , Functional Verification , OVM , VIP , Accellera VIP TSC

SoC and IP

1.8-inch SSD with PATA interface targets mini Notebooks, Netbooks, good for embedded…

With all of the recent SSD announcements, you might think that the only form factor…

• less than a min read

Verification

UVM - 10 Years in the Making ...

In case you the missed the news today, the Accellera VIP TSC released the first version…

• 3 min read
SystemVerilog , uvm , Specman , OVM ML , Functional Verification , OVM , OVM e , Coverage-Driven Verification , CDV , vr_ad , OVM SV , e , OVM-e , Accellera , coverage driven verification (CDV) , eRM , Accellera VIP TSC , OVMWorld

SoC and IP

Toshiba stands on 2Xnm NAND platform with devices, SSDs, and hybrid storage

Last week, Toshiba’s president and CEO Norio Sasaki stood firmly upon a leading-edge…

• less than a min read

Verification

Initial Release of the UVM Now Available!

As Richard Goering just reported , the Accellera VIP Technical Subcommittee (TSC…

• 2 min read
uvm , Verification methodology , OVM , VIP , Accellera VIP TSC

System, PCB, & Package Design 

DDR3 Timing issues? Watch the Allegro PCB SI / TimingDesigner Webinar!

Last year, TimingDesigner improved the interface to PCB SI and many of our joint…

• less than a min read
PCB SI , SI , Signal Intregrity , IBIS , PCB Signal and power integrity , Allegro 16.3 , SPB 16.3 , "PCB design" , DDR3

SoC and IP

Early Adopter release of UVM now available

Accellera has been working on a new industry-standard verification methodology called…

• 1 min read

Verification

EDA360: Cool People Creating Cool Stuff

Now that we have had some time to reflect on the meaning of EDA360 , it occurred…

• 4 min read
EDA360 , Systemm Design and Verification , OpenStreetMap , Embedded Linux , Embedded Software Engineer

Digital Design

What you didn’t know about DFM for advanced node designs: “In-route” is insuffic…

Recently, there has been a lot of buzz about addressing DFM issues during routing…

• 3 min read
Digital Implementation forums , DRC , design rules , EDA , Encounter Digital Implementation System 9.1 , Manufacturability sign-off , Digital Implementation , Encounter Digital Implementation , EDI system Encounter Digital Implementation System , DFM

SoC and IP

SSDs in embedded control: cold rolling steel in old European factories

By far, most application stories connected with SSDs revolve around servers and PCs…

• 3 min read

SoC and IP

CADENCE TO ACQUIRE DENALI

Complementary Transaction Supports Cadence’s EDA360 Vision SAN JOSE and SUNNYVALE…

• 2 min read

System, PCB, & Package Design 

Economic Recovery on the Way to the Airport

Last week, one of the members of TEAMOrCAD took a trip to China. The ride to the…

• 1 min read
"capture CIS" , PSPICE , "PCB design" , OrCAD , PCB Capture , Schematic

SoC and IP

Mass marketing methods come to SSDs

Newly introduced and available for pre-availability orders, the privately branded…

• 3 min read

System, PCB, & Package Design 

What's Good About SCM and Packageable Schematics? The Secret's in the SPB16.3 Release

Many customers want to use System Connectivity Manager (SCM) known as Allegro System…

• 1 min read
SCM , Allegro Design Entry , DEHDL , SPB 16.3 , Design Entry HDL , ASA , Allegro System Architect (ASA) , Front-end PCB design , PCB design , Design Entry , ConceptHDL , Schematic

SoC and IP

Enterprise-class HDDs due to disappear, soon. All hail the enterprise-class SSD.

The great Grand Poobah of SSD research Jim Handy released an industry report on Enterprise…

• 1 min read

SoC and IP

Last call for free DAC tix

The DAC 2010 (DAC47) free exhibit passes program has been a big success with more…

• 1 min read

Verification

Inside Cadence: Training for EDA360

Over the past few weeks all of Cadence's Verification and Systems Solutions Applications…

• 5 min read
Specman , TLM , OVM ML , metric driven verification (MDV) , Functional Verification , Cadence VIP portfolio , OVM , VIP , OVM e , CtoSilocon , OVM SV , e , Enterprise Manager , Palladium XP , MDV , IEV , Incisive Enterprise Simulator (IES) , IFV , IES-XL

Verification

FMCAD Call for Papers Extended to May 12

Team Verify would like to inform you about the final call for papers for FMCAD 2010…

• 7 min read
ABV , Functional Verification , Formal Analysis , formal , Incisive , IEV , IFV
CDNS - Fix Layout Hompage