Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

CXL Enumeration: How Are Devices Discovered in System Fabric?

PCIe designed system fabrics rely on software enumeration by Operating System (OS…

• 2 min read

Life at Cadence

Making Sustainable Data Center Design Possible with Digital Twins

Cadence has expanded into the realms of systems design and computational fluid dynamics…

• 2 min read
CFD , featured , data center , thermal

Life at Cadence

CalSol Is Paving the Way for Solar Vehicles

CalSol is on a mission to design, build, test, and race the world’s fastest and most…

• 1 min read

Breakfast Bytes

PACMAN and Using Jasper for Security Verification

At the recent Jasper User Group meeting, there were a couple of presentations on…

• 5 min read
Jasper User Group , JUG , formal , Jasper , Formal verification

RF /マイクロ波設計

μWaveRiders:Cadence AWR Design Environment V22.1 ソフトウェアのリリースをハイライト

The Cadence AWR Design Environment V22.1 production release is now available for…

• 2 min read
RF , RF Simulation , AWR Analyst , Circuit simulation , AWR Design Environment , awr , EDA , AWR AXIEM , RF design , Circuit Design , AWR V22.1 release , microwave office , japanese blog , Visual System Simulator(VSS)

Breakfast Bytes

TSMC OIP: N3E/N4P, 3DFabric, Analog Migration

Today, it ia TSMC's OIP, the Open Innovation Platform Ecosystem Forum. I will write…

• 4 min read
OIP , RF , mmwave , n3e , TSMC , n4p , n16

RF Engineering

μWaveRiders: Cadence AWR Design Environment V22.1 Software Release Highlights

The Cadence AWR Design Environment V22.1 production release is now available for…

• 5 min read
RF , RF Simulation , AWR Analyst , Circuit simulation , AWR Design Environment , awr , EDA , AWR AXIEM , RF design , Circuit Design , AWR V22.1 release , microwave office , Visual System Simulator (VSS)

Computational Fluid Dynamics

On-Demand Webinar - Reduce Ship Fuel Emissions and Costs Through CFD Optimizatio…

Ship designs, made in CAD software, are becoming more complex every day, and CFD…

• less than a min read
CFD , naval archicture , Marine Engineering , shipping , greenhouse gases , FINE Marine , marine design , marine , fine/marine , Computational Fluid Dynamics , sustainability

Computational Fluid Dynamics

Women in CFD with Shi Yee Lim

The Women in CFD series highlights the career expedition of women in computational…

• 5 min read
CFD , product engineer , fluid dynamics , WomenAtCadence , Fidelity CFD , women in engineering , engineering , simulation software , NUMECA , Women in CFD

Cloud

For Advanced Chip Design, It’s Time To Go Cloud-First

EDA in the cloud is on the cusp of mass adoption. Semiconductor companies big and…

• 6 min read
SaaS , featured , cloud

Breakfast Bytes

Jasper User Group 2022: Ziyad's SOTU

This year's Jasper User Group meeting took place last week. As usual, the meeting…

• 3 min read
Jasper User Group , featured , JUG , formal , jjasper , Formal verification

Verification

DisplayPort (DP) Tunneling over USB4

USB4 is an industry standard that tunnels three different protocol specifications…

• 2 min read
Verification IP , USB4 VIP , USB4v2 , USB4 DP Tunneling , DP Tunneling , usb4

Computational Fluid Dynamics

Last Week at Fidelity CFD

Good morning and welcome to the last full week of October. Before we plunge into…

• 4 min read
Marine Engineering , automotive engineering , FINE Marine , turbulence , geometry cleanup , overset meshing , RANS , solar vehicles , Pointwise , cadencelive , scale-resolving simulation , Mesh Generation

Breakfast Bytes

IEDM and RISC-V Summit 2022 Previews

There are two big events coming up in the first couple of weeks of December. IEDM…

• 5 min read
risc-v , risc-v summit , IEDM

Verification

Demystifying PCIe Lane Margining Technology

Lane Margining which was introduced in PCIe 4.0 and has been a very important technology…

• 3 min read
Verification IP | Functional Verification | VIP | System Verification | simulation | verification

Breakfast Bytes

Cadence, McLaren, and the United States (Austin) Grand Prix

As you probably know, Cadence has a technology partnership with McLaren racing. I…

• 5 min read
CFD , F1 , mclaren , formula 1

Life at Cadence

Building Confidence through the Cadence Returnship Program

Re-entering the high-tech field after taking a break to prioritize family can be…

• 1 min read
Cadence Culture , returnship

System, PCB, & Package Design 

Cadence OrCAD and Allegro 22.1 is Now Available

The OrCAD® and Allegro® 22.1 release is now available at Cadence Downloads . This…

• 6 min read
TopXp , Cadence Design Systems , Sigrity Aurora , PSpiceA/D , 22.1 , PSPICE , Topology Explorer , PCB design , Allegro System Capture , Allegro PCB Editor , Pulse , Allegro

Life at Cadence

IQM Is Building the Next Generation of Quantum Computers

IQM seeks to solve one of the greatest technological challenges globally: building…

• 1 min read
RF , awr , designed with cadence
CDNS - Fix Layout Hompage