Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Corporate News

MSU Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout

Morgan State University (MSU) recently received an Apple Innovation Grant, designed…

Corporate
• 4 min read
news story , featured , Cadence Academic Network

Digital Design

Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer

Himax Technologies Inc ., a leading supplier and fabless manufacturer of display…

Vinod Khera
• 2 min read
featured , Cadence Cerebrus Intelligent Chip Explorer , Digital Implementation , AI/ML
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

Serial NAND Flash: New Octal SPI Dual Data Rate Capabilities

Serial NAND Flash NAND Flash has been in a constant battle to prove its competitive…

• 5 min read
Verification IP , Functional Verification , NAND flash controller , serial flash , VIP , octal spi , flash memory , Memory Model , MMAV

カスタムIC／ミックスシグナル

Virtuoso Studio: 私は正しい？ 寄生抽出の観点

By Vinod KheraTranslator: Yasuyuki Iwasa 当社の新しい AI 搭載カスタム設計ソリューション Virtuoso Studio…

• less than a min read
Virtuoso Studio , EMIR Extraction , japanese blog , SDR , Parasitic extraction

Verification

Riding the AI Wave Using HBM (High Bandwidth Memory)

The ever-increasing innovations in artificial intelligence (AI) are revolutionizing…

• 3 min read
Verification IP , uvm , Functional Verification , Cadence VIP portfolio , System Design and Verification , VIP , Memory Model Portfolio , memory models , verification

System, PCB, & Package Design 

Podcast Episode 2: PCB 3.0: How Will AI Play a Role?

Generative design is an innovative approach that leverages artificial intelligence…

• less than a min read
Artificial Intelligence , PCB design , AI , Allegro

カスタムIC／ミックスシグナル

Doc Assistant A-Z: Cadenceクラウドベースのヘルプビューアを最大限に活用する: Part 1

オフィスのコーヒーステーションは、人々がぶつかり合い、普段はあまり交流のない人々に話す機会を与えるために戦略的に設計されているのではないかと思うことがあります。もしそうなら…

• less than a min read
In-Tool Help , user documentation , in-built help , Cloud-Based Help , japanese blog , Doc Assistant

Spotlight Taiwan

【徵文投稿】CadenceCONNECT Taiwan 2024 大會 - 起跑!

- 創新應用、探索未來 -面對日益複雜的製程發展與應用挑戰，設計不只能為創意實現、更進而形塑未來創新。Cadence立足台灣逾35年，始終為本地客戶、夥伴的最佳助手…

• less than a min read
taiwanese blog , CadenceCONNECT Taiwan

Corporate News

Captivating Advances in Olympic Broadcasting Technology

From the early years of radio transmissions to the modern era of ultra-high-definition…

• 6 min read
EDA tools , Olympics , Broadcasting Technology , 2024 Paris Olympics , technology , chips

Verification

LPDDR5X Opening New Markets for Low-Power DRAMs

Low-power DDR SDRAM has been one of the most widely used memories in the semiconductor…

• 4 min read
Verification IP , Low Power DRAMs , Memory , LPDDR Market , LPDDR , VIP , JEDEC , lpddr5 , lpddr5x , verification

System, PCB, & Package Design 

Cadence OrCAD X and Allegro X 23.1 HotFix 003 is Now Available

The HotFix 003 (QIR 1) update for OrCAD X and Allegro X 23.1 release is now available…

• 7 min read
OrCAD X Capture CIS , Cadence Design Systems , padstack editor , Sigrity Aurora , featured , new features , Allegro X PCB Editor , PSpiceA/D , Allegro X Advanced Package Designer , what's new , APD , Cadence Doc Assistant , CDA , PSPICE , hotfix , PCB design , OrCAD X Presto , OrCAD X , 23.1 , Pulse , allegro x , HotFix 003 , Allegro X System Capture

Digital Design

Cadence Learning and Support: Installation and Licensing Help via Chatbot

In recent years, the requirements and performance goals for designers have become…

• 2 min read
COS , chatbot , Cadence Online Support , training bytes , Digital Implementation , cadence learning and support

Spotlight Taiwan

Cadence與Arm - 雙強聯手全速推動車用Chiplet生態系

本文翻譯自Cadence Community Blogs原文: Jumpstarting the Automotive Chiplet Ecosystem 汽車產業正在技術復興的轉折點…

• less than a min read
Automotive , ucie , chiplet , taiwanese blog , ARM

Analog/Custom Design

Performing Automated Analog Checks by UVM-MS Verification Environment

In this Knowledge Booster blog, we talk about the need to verify analog/mixed-signal…

• 2 min read
UVM-MS , Cadence training , Cadence Learning and Support portal , mixed-signal verification

Data Center

New Integration for Always-Ready Data Center Digital Twin Models

Garbage in, garbage out. A digital twin is only as good as the data you feed it.…

• 6 min read
integration , data center , digital twin , simulation software , thermal

Learning and Support

Boost Your Design Efficiency with the Cadence Community Forums

Are you tired of searching online for design solutions? How easy it would be for…

• 1 min read
PCB , CFD , Allegro X AI , Community , cadence , awr , designed with cadence , SPB , design , PCB design

PCB解析／ICパッケージ解析

Celsius Studio: 熱エンジニアと電気エンジニアの垣根を取り払う

今日の電子設計における熱問題は、3D-ICのような先端ノードとヘテロジニアス・インテグレーションにより、著しく困難になっています。消費電力の増加や面積の縮小により…

• less than a min read
Celsius Thermal Solver , celsius , thermal management , Celsius Studio , Thermal Analysis , japanese blog

カスタムIC／ミックスシグナル

Spectre Tech Tips: Spectre Sパラメタ品質チェック及びフィッティングツール

Spectre では nport エレメントを使う事で S パラメタデータを取り込み、時間及び周波数ドメインで回路シミュレーションが可能です。この S パラメタの品質が悪い場合…

• less than a min read
S-parameter , quality checking , Spectre RF , fitting tool , Spectre Circuit Simulator , japanese blog , Spectre X Simulator

Corporate News

The Dynamic Design and Digital Dialogues of Olympic Venue Architecture

In the enchanting realm where sports and architecture collide, a realm of grandeur…

• 4 min read
architecture , computational software , Olympics , 2024 Paris Olympics , technology

Computational Fluid Dynamics

Making Shipping Greener Part I: Trim Optimization Using Fine Marine

This blog series focuses on the role of computational fluid dynamics (CFD) in reducing…

• 5 min read
FINE Marine , marine design , Trim optimization , sustainable , Computational Fluid Dynamics , simulation software

Life at Cadence

DEI@Cadence: Celebrating IWD 2024 at Cadence Ireland

Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified…

• 3 min read
inclusion , Culture , IWD 2024 , Women at Cadence , Cadence Ireland , cadence europe , diversity , inspireinclusion
CDNS - Fix Layout Hompage