Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

New Ultra-Fast Debug Solution for Palladium Emulation with Verisium Debug

Verification engineers continually report that up to 70% of the total engineering…

Corporate
• 2 min read
news story , featured , verisium , AI

Corporate News

Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum

The semiconductor industry thrives on collaboration, and few pairings exemplify this…

Corporate
• 2 min read
featured , cadence , OIP Partner of the Year , AI-Driven Design , TSMC

Cadence Japan

境界を越えて、未来を組み上げろ―ホンダ×ケイデンス

「AIは、物理世界にどう根付いていくのか？」をテーマに、本田技術研究所社 先進技術研究所（HGRX）との対談を通じて、AIと半導体の未来、フィジカルAIの可能性…

Cadence Japan
• less than a min read
Automotive , featured , physical ai , automotive electronics , japanese blog

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
• 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Verification

The Challenge of System Integration and Bring-Up

In the last few years, I have talked with many companies and analysts and consistently…

• 3 min read
prototyping , Bring-up , Acceleration , validation , Embedded Systems Conference , System Design and Verification , System Development Suite , EDA360 , System C , Team ESL , Emulation , virual platform , virtual protoype , Verification Acceleration , CDNLive! , Hardware/software co-verification , system integration

Analog/Custom Design

SKILL for the Skilled: Sorting With SKILL++

In the previous couple of SKILL for the Skilled postings we looked at some of the…

• 6 min read
Team SKILL , programming , functions , sort , Virtuoso , SKILL++ , sorting , SKILL

System, PCB, & Package Design 

Allegro 16.5 Powers up Allegro PCB PDN Analysis

Attendees of DesignCon 2011 received a sneak peek , and now Allegro PCB designers…

• 1 min read
PCB SI , PDN , Power Integrity , PCB power integrity , Allegro 16.5 , Power Delivery Network , PCB Signal integrity , power

Verification

Video: DVCon and DVClub Case Study: NextOp’s BugScope for Assertion-Based Verification…

Attendees of the Silicon Valley DVClub this past Tuesday were treated to some real…

• less than a min read
NextOp , ABV , videos , Functional Verification , BugScope , DVClub , broadcom , Jing Lee , DVcon , assertion synthesis , Yuan Lu , Assertion-based verification

Analog/Custom Design

Thing You Didn't Know About Virtuoso: Redux

After a long break, I'm going to try to venture back into the blogosphere, starting…

• 1 min read
Virtuoso IC6.1.5 , Search Assistant , IC 6.1 , Navigator , IC 6.1.5 , Virtuoso , Property Editor , Custom IC Design , Schematic-driven Layout , Schematic

System, PCB, & Package Design 

DDR3 Design-in Challenges Tackled by SoC Realization With Allegro PCB SI

Allegro 16.5 is another step forward for Cadence towards the realization of the EDA360…

• 2 min read
PCB , design-in kit , EDA360 , Allegro 16.5 , bus analysis , TeamAllegro , memory IP , SoC Realization , TimingDesigner , SPB16.5 , DDR3

Verification

Why Can’t You Write My Assertions for Me? - Part 2

In my last post , I described three different types of automatic assertions: those…

• 3 min read
conformal , NextOp , ABV , Functional Verification , formal , CPF , CDC , Palladium , Incisive , assertion synthesis , assertions , Constraints , IEV , Formal verification , IFV , Assertion-based verification

Verification

Video Easter Egg: Incisive Formal Verifier and SVA driving a Rubik's Cube robot

Just in time for Easter, Team Verify's Apurva Kalia, Manu Chopra, and Suman Ray of…

• 1 min read
Suman Ray , ABV , Apurva Kalia , Formal Analysis , Easter , formal , Manu Chopra , SVA , Verilog , Lego , assertions , egg , robot , ARM , IEV , Rubik's Cube , Formal verification , IFV , Assertion-based verification

Verification

Can DRAM Contents Survive a Reboot? Surprisingly, In Most Cases The Answer is, “Yes…

A Cadence DRAM Memory Controller IP customer asks, "I have a DRAM subsystem with…

• 3 min read
controller IP , security , IP , Princeton , Memory , VIP , encryption , SoC , memory IP , DRAM , Denali , DDR , reboot , MMAV

System, PCB, & Package Design 

What's Good About Allegro PCB Editor Flipping and Origins? Look to SPB16.3 and See

There are a couple quick new SPB16.3 Allegro PCB Editor features to mention this…

• 2 min read
PCB , PCB Layout and routing , SPB16.3 , flipping , SPB 16.3 , flip design , PCB Editor , Layout , design , "PCB design" , PCB design , Allegro PCB Editor , Allegro

Analog/Custom Design

Analog IP Verification - A Reference Guide to Practices Used

I have had a lot of discussions recently around improving the final integration of…

• 1 min read
AMS , Analog Design Environment , mixed-signal simulators , Analog Simulation , analog , IC 6.1.5 , ADE , assertion , AMS simulation , assertions , mixed signal

Analog/Custom Design

Will Evolving Language Standards Address Mixed-Signal Verification Problems?

Mixed-signal verification has been one of the hottest topics in the past year, and…

• 6 min read
SystemVerilog , AMS , assertion-based , SV-DC , analog , ADE , Mixed-Signal , SVA , DMS , Accellera , mixed signal , A-SVA

System, PCB, & Package Design 

What's Good About Capture CIS Relational Tables? SPB16.3 Has a Few New Enhancements

If you have defined relational fields in your Allegro Design Entry CIS configuration…

• 2 min read
SPB16.3 , Allegro Design Entry , data management , Design Entry CIS , OrCAD Capture , Allegro 16.3 , SPB 16.3 , Capture CIS , Capture-CIS , relational tables , design data management , design , OrCAD , Component Information Portal (CIP) , Librarians , library , PCB Capture , Schematic

Analog/Custom Design

Virtuoso IC 5.1.41 Was Good but Virtuoso IC 6.1 is Better

With the recent release of unified custom/analog flow that is based on the latest…

• 3 min read
Analog Design Environment , Virtuoso IC6.1.5 , IC 6.1 , analog , Constraint-driven , IC 6.1.5 , ADE , Virtuoso Analog Design Environment , Virtuoso , ADE-XL , Custom IC Design , SKILL++ , SKILL

Verification

NEW Enterprise Planner Videos!

Videos on Enterprise Planner: What's it worth to you? Submitted By MDV…

• 1 min read
videos , Verification methodology , Functional Verification , Metric Driven Verification , vPlan , verification planning , Enterprise Manager , Enterprise Planner , Plan and metrics management , MDV

Digital Design

Encounter Quick Tip: How to Repair Command Line Navigation When Launching via bs…

When two users report the same issue in the same week I'm glad I can share the problem…

• 1 min read
EDI , encounter , Digital Implementation , Encounter Digital Implementation , command line , bsub

SoC and IP

New Memory Technologies, New Possibilities

As a complete gadget geek, it’s always exciting to play with the latest technological…

• 1 min read
controller IP , Design IP , IP , Memory , DDR4 , wide i/o , SoC , storage , Denali , DDR , SoC Realization , Wide-IO

Verification

Combating System-Level Design Confusion

I would like to add my thanks to Gary Smith for his short "Industry Note" titled…

• 5 min read
silicon virtual prototype , virtual platforms , software virtual prototype , TLM , virtual prototypes , architectural , embedded software , Gary Smith , System-Level Design , architects workbench , SystemC , C++ , ESL , System Design and Verification

Verification

1st Anniversary of the Team Verify Blog!

Verifiers rejoice: today is the 1st anniversary of the launch of this blog!!! To…

• 3 min read
workshops , NextOp , Low Power , ABV , methodology , Zocalo , metric driven verification (MDV) , Functional Verification , Formal Analysis , vPlan , ABVIP , formal , Coverage-Driven Verification , SoC , Kit , Chris Komar , Oski Technology , assertion synthesis , metric-driven verification , Twitter , assertions , SoC Connectivity , MDV , IEV , simulation , Formal verification , IFV , blog , Assertion-based verification
CDNS - Fix Layout Hompage