Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

SoC and IP

The Next-Generation UCIe IP Subsystem for Advanced Package Designs

With the rapidly increasing connectivity demands driven by AI/ML and HPC/data center…

MBhatnagar
• 3 min read
ucie , Design IP , featured , TSMC , die-to-die

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI
cdns - all_blogs_categories

Blog - Post List

Latest blogs

System, PCB, & Package Design 

IC Packagers: Design Element Label Management

A few weeks ago, we talked about template text labels for design-specific information…

• 4 min read
Allegro Package Designer , Allegro PCB Editor

System, PCB, & Package Design 

BoardSurfers: Creating Footprints Using Templates in Library Creator

With ECAD-MCAD Library Creator, you can easily create footprints for your parts using…

• 3 min read
Library Creator , 17.4-2019 , ECAD-MCAD Library Creator , PCB design

Breakfast Bytes

How Intel Manufactures Chips

I happened to be looking for something on YouTube recently when I came across this…

• 3 min read
Intel , fab

定制IC芯片设计

Virtuosity：回顾定制IC芯片设计博客的黄金时代

如果您错过了2019 发布的Virtuosity, Virtuoso Meets Maxwell 和Virtuoso Video Diary等博客专栏，或者您想了解已发布ISR中的增强功能…

• less than a min read
Chinese blog , ICADVM18.1 , Automated Device-Level Placement and Routing , Virtuoso RF , Layout EXL , Electromagnetic analysis , Virtuoso , Virtuosity , Custom IC Design , Virtuoso Layout Suite , Custom IC

Analog/Custom Design

Virtuosity: Device Arrays in the Automated Device Placement and Routing Flow

Since the release of the Automated Device Placement and Routing solution last year…

• 3 min read
Modgen On Canvas , ICADVM18.1 , MODGEN , Automated Device-Level Placement and Routing , APR Modgen , Advanced Node , auto device array , APR , Auto P&R , advanced nodes , ada , Custom IC Design , Custom IC

System, PCB, & Package Design 

New 3D Analysis Engine Offers Faster, More Accurate Simulations at Lower Cost

A multi-CPU architecture running on both cloud and on-premise computers can better…

• 6 min read
PCB , IC , 3D full wave extraction , 3D analysis , IC package design , Sigrity , High Speed design , clarity

Breakfast Bytes

Digital Full Flow for 5/7nm

One constant in the semiconductor and EDA industries is, of course, Moore's Law.…

• 4 min read
Genus , P&R , Tempus , Voltus , Innovus , digital full flow , Synthesis , full flow

Analog/Custom Design

Virtuoso Meets Maxwell: Bumps, Bumps.... Where Are My Bumps?

Bumps are central to the Virtuoso MultiTech Framework solution. Bumps provide a connection…

• 3 min read
ICADVM18.1 , Edit-in-Concert , Co-Design , Virtuoso Meets Maxwell , Virtuoso RF , Layout EXL , stacked solution , Custom IC Design , bumps

Breakfast Bytes

Another Year of CadenceLIVE—with Updated Schedule

It's not strictly true that it is another year of CadenceLIVE since we called the…

• 3 min read
CDNLive , cadencelive

Verification

RAK Attack: Better Driver Tracing, Faster Palladium Build Time, UVM Register Map…

Looking to learn? There's a bunch of new RAKs (Rapid Adoption Kits) available online…

• 2 min read
Rapid Adoption Kit , IXCOM , RAK , Indago , JasperGold

Breakfast Bytes

Another Year, Another Book of Breakfast Bytes

There is a new edition of A Year of Breakfasts. How do you get a copy? You can get…

• 3 min read
a year of breakfasts , book

The India Circuit

Is Every Day Really Women's Day? Yes And No.

This week had a plethora of posts and articles on International Women's Day (IWD…

• 2 min read
Women Of Cadence , International Women's Day , EachForEqual , Women in Technology

Breakfast Bytes

Breakfast Nibbles: Predictions for 2020...Plus How Did I Do in 2019?

Last year in my post Breakfast Nibbles: Predictions for 2019 , I made various predictions…

• 3 min read
5G , Automotive , predictions , deep learning , cloud , EUV , nibbles

System, PCB, & Package Design 

BoardSurfers: Training Insights: Creating Custom Reports using ‘Extract’

You must deal with many reports in your daily life – for your health, financial accounts…

• 2 min read
Allegro PCB Editor

Breakfast Bytes

Exponential Growth

In the semiconductor industry, we've been dealing with the exponential growth associated…

• 5 min read
exponential , rule of 70 , moore's law

System, PCB, & Package Design 

IC Packagers: The Different Types of Mirrors

I’m not talking about carnival funhouse mirrors, but rather the different options…

• 7 min read
Allegro Package Designer

Breakfast Bytes

The Future's So Bright You've Gotta Wear Shades

The Cadence website looks different, doesn't it? We are obviously in the middle of…

• 2 min read
computational software , website , intelligent system design , branding

Analog/Custom Design

Virtuoso Meets Maxwell: Common Goal for One Flow, Acquisitions Strengthen RF Flo…

Seven months ago, I pointed out the ongoing need for change, or revolution, in high…

• 3 min read
integrand , ICADVM18.1 , Virtuoso New Design Platform , awr , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Advanced Node , Virtuoso RF , Electromagnetic analysis , EMX , RF design , microwave office , Custom IC Design , Virtuoso Layout Suite , acquisitions

Breakfast Bytes

International Women's Day and Mentoring Women at Cadence

March 8 is International Women's Day, this year falling on a Sunday. When you read…

• 5 min read
International Women's Day , mentoring
CDNS - Fix Layout Hompage