Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

SoC and IP

Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet

As AI workloads grow in scale and complexity, networks are challenged to keep up…

Sheryl G
• 3 min read
Design IP , featured , 224G-LR , 224G SerDes , UALink

Corporate News

AI Infra Summit Highlights: Cadence's Unique Design for AI and AI for Design

The AI Infra Summit 2025 was a great experience that left attendees buzzing with…

Corporate
• 7 min read
featured , AI Infra Summit 2025 , AI for design , Cadence Reality Digital Twin Platform , design for AI

Corporate News

Ambarella Redefines Edge AI Performance with Cadence

Ambarella stands at the forefront of edge AI processing, pioneering low-power, high…

Corporate
• 4 min read
Edge AI , featured , Ambarella

Corporate News

Explore Photonics and Quantum Technologies at CadenceCONNECT 2025

The intersection of photonics and quantum computing marks a pivotal moment in advancing…

Vinod Khera
• 1 min read
Quantum States , featured , cadenceconnect , photonics , Quantum Technology
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Analog/Custom Design

Virtuosity: Driving Along a Longer Route May Take You Home Sooner!

On my way back home every day, I need to make a decision — should I drive less, or…

• 4 min read
library manager , Virtuoso , Virtuosity , physConfig , CPH , copy library , Custom IC

Breakfast Bytes

Automotive IP Family for TSMC 16FFC

At the semiconductor level, automotive poses huge challenges due to an experience…

• 3 min read
OIP , tsmc 9000A , TSMC , renasas , Ethernet , PCIe , semiconductor IP , DDR , Breakfast Bytes

Digital Design

Why Pegasus Is the Biggest Breakthrough in SoC Physical Verification in 20 Years…

These days, DRC rule deck availability for the market tools is not a major issue…

• 3 min read
Physical verification , massively scalable , pegasus , DRC , Cloud ready

Breakfast Bytes

Xilinx/Arm/Cadence/TSMC Announce World's First 7nm CCIX Silicon Demonstrator; and…

"It takes a village to raise a child," as the African proverb says. It seems to take…

• 3 min read
ARM Techcon , cadence , ccix , TSMC , accelerator , xilinx , 7nm , Breakfast Bytes , FPGA

Breakfast Bytes

CDNLive Boston Keynotes

There were three keynotes to kick off CDNLive Boston. Tom Beckley gave the Cadence…

• 8 min read
Automotive , Tom Beckley , Protium , Palladium , silicon photonics , ADAS , Medtronic , Breakfast Bytes

Breakfast Bytes

Neural Engineering System Design

At HOTCHIPS 2017, we had a special break so we could watch the eclipse. Of course…

• 4 min read
brain encoding , neuron , hotchips , Breakfast Bytes , cortical modem

Analog/Custom Design

Virtuosity: Saving, Loading and Sharing ADE Annotation Settings

The whole ADE annotation flow was overhauled way back in IC6.1.6 but at that time…

• 4 min read
ADE Explorer , Annotation Settings , ADE Annotations , ADE , Analog Design Environment , Schematic Editor , Virtuosity , Schematic , ADE Assembler , annotation setup

Breakfast Bytes

What's For Breakfast? Video Preview September 11th to 15th 2017

https://youtu.be/ljGLKZ0gz8c Coming from Singapore Botanic Garden (camera Page…

• less than a min read
OIP , ccix , TSMC

Breakfast Bytes

Quantus FS Field Solver for the FinFET Era

For any parasitic extraction tool, there is always a tradeoff between performance…

• 4 min read
Extraction , netlist , field solver , quantus fs , Breakfast Bytes , foundry

Verification

How To Create L3 Cache Command Overflow Stress Test in Less Than 2 Days

One category of difficult SoC tests to create are stress tests, to validate the limits…

• 4 min read
SoC verification , perspec system verifier , Accellera , pss , portable stimulus

Whiteboard Wednesdays

Whiteboard Wednesdays - Benchmarking Deep Learning Platforms

In this week's Whiteboard Wednesdays episode, Mengjun Leng investigates different…

• less than a min read
Whiteboard Wednesdays , deep learning

Breakfast Bytes

Naveed Sherwani Takes the Reins at SiFive

A couple of weeks ago, I talked to Naveed Sherwani, the new CEO of SiFive. For more…

• 5 min read
ASIC , risc-v , naveed sherwani , Breakfast Bytes , sifive

Analog/Custom Design

Virtuoso Video Diary: What Are Parametric Sets?

Over the past few IC6.1.7 and ICADV12.3 ISR releases, a lot of new and useful features…

• 4 min read
Analog Design Environment , ADE Explorer , Explorer , analog , ADE , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , Virtuoso Video Diary , Circuit Design , mixed signal , Custom IC Design , Assembler , custom design technology , ADE Assembler , Cusstom IC Design

Breakfast Bytes

Four Early Computers, 3 and 4

This is a continuation of Four Early Computers: 1 and 2 . The story opens as our…

• 7 min read
ibm 1130 , ibm 370 , computer history museum , icl , ibm 360 , vax 11/780 , Breakfast Bytes , data general nova

Breakfast Bytes

Meeker on Internet Trends in India

Every year, at the start of summer, Mary Meeker of Kleiner Perkins produces a detailed…

• 5 min read
digital india , aadhaar , Mobile World Congress , mary meeker , ekyc , Breakfast Bytes , India

Breakfast Bytes

Meeker on Internet Trends in China

Every year, at the start of summer, Mary Meeker of Kleiner Perkins produces a detailed…

• 4 min read
China , uber , baidu , alibaba , whatsapp , on-demand transportation , wechat , taobao , mobile payment , tencent , ecommerce , Breakfast Bytes

Whiteboard Wednesdays

Whiteboard Wednesdays - ASR and the Breakthrough in the Deployment of Mass Market…

In this week’s Whiteboard Wednesdays video, Samer Hijazi, Senior Design Architect…

• less than a min read
Whiteboard Wednesdays , deep learning , Automatic Speech Recognition , ASR

System, PCB, & Package Design 

Back in the Black with a Team-Based AC/DC Power Integrity Design and Analysis Me…

We hear from a lot of customers. Whether it’s asking for help using our IR drop analysis…

• 2 min read
PDN , Power Integrity , PowerTree , Sigrity , Power Deliver Network , Allegro

The India Circuit

CDNLive India 2017 Is Around the Corner!

It’s almost time for CDNLive India! For those of you who don’t know, CDNLive is Cadence…

• 2 min read
CDNLive India , CDNLive , cadence , Cadence India , user conference
CDNS - Fix Layout Hompage