• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Cadence Blogs

Stay up to date with our latest corporate and technology blog posts

Explore the Cadence Forums to find and exchange in-depth technical information.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

    Popular Search: Corporate NewsArtificial IntelligencePCB DesignCFD
Featured

Data Center

Cadence Accelerates Digital Twin–Driven Data Center AI Modernization with HPE

Solution will maximize data center and AI factory profitability while delivering…

Corporate
Corporate 16 Jun 2026 • 3 min read
news story , featured , infrastructure ai , data center , hpe

Corporate News

Honda + Cadence = Physical AI (part 1): What Does “Physical AI” Really Mean?

Hello everyone, I'm Atsushi Ogawa, Center Head of HGR. The more widely the term …

Corporate
Corporate 15 Jun 2026 • 7 min read
featured , physical ai , HGR , AI , Honda

Corporate News

Design for AI and AI for Design

The semiconductor industry is experiencing a once-in-a-generation transformation…

Corporate
Corporate 11 Jun 2026 • 6 min read
Allegro X AI , featured , infrastructure ai , agentic ai , Integrity 3D-IC Platform

Digital Design

Cadence Welcomes Ausdia and TimeVision Timing Constraints Management Solution

We're delighted to welcome Ausdia to Cadence. Effective April 16, 2026, Ausdia's…

Corporate
Corporate 2 Jun 2026 • 2 min read
digital design , Digital Design and Signoff , featured , Tempus timing solution , Timing analysis
cdns - all_blogs_categories

  • All 6394
  • Corporate News 260
  • Life at Cadence 204
  • Academic Network 169
  • Analog/Custom Design 804
  • Artificial Intelligence 27
  • Cloud 23
  • Computational Fluid Dynamics 374
  • Data Center 58
  • Digital Design 458
  • Learning and Support 62
  • RF Engineering 116
  • SoC and IP 435
  • System, PCB, & Package Design  1015
  • Verification 1323
  • Cadence Japan 18
  • Physical Systems Simulation 13

  • CFD(数値流体力学) 45
  • 中文技术专区 9
  • カスタムIC/ミックスシグナル 199
  • PCB、IC封装:设计与仿真分析 136
  • PCB解析/ICパッケージ解析 44
  • PCB設計/ICパッケージ設計 61
  • RF /マイクロ波設計 45
  • Spotlight Taiwan 64
  • The India Circuit 93
  • 定制IC芯片设计 79
  • データセンター 7

  • Whiteboard Wednesdays 253
Blog - Post List
Latest blogs

Analog/Custom Design

IEEE Recognition of Cadence Software at DAC 2016

Cadence was awarded with the IEEE Donald O. Pederson Best Paper Award—EDA’s most…

NewYorkSteve 19 Jul 2016 • less than a min read
best paper award , DAC , Virtuoso , IEEE

Whiteboard Wednesdays

Whiteboard Wednesdays—Applying Deep Learning to Our Daily Lives

In this week's Whiteboard Wednesdays video, Samer Hijazi discusses bringing deep…

References4U 19 Jul 2016 • less than a min read
Whiteboard Wednesdays , IP , deep learning , Samer Hijazi , Tensilica , embedded

Breakfast Bytes

Linley Mobile Conference...and That ARM Deal

This year's Linley Mobile and Wearables Conference is coming up next week on July…

Paul McLellan 19 Jul 2016 • 4 min read
softbank , Linley , Linley Mobile & Wearables Conference , ARM , Breakfast Bytes

SoC and IP

PCI Express Trends and News at PCI-SIG 2016

PCI-SIG Developers Conference 2016 is now history, taking place at the Santa Clara…

Steve Brown 18 Jul 2016 • 1 min read
PCIe Gen4 , 10G-KR , SerDes , PCI Express

Breakfast Bytes

Softbank Buys ARM for $32B

Over the weekend it seems that Softbank has closed a deal to acquire ARM Holdings…

Paul McLellan 17 Jul 2016 • 4 min read
softbank , Mobile World Congress , ARM , sprint

Breakfast Bytes

The Future of Neural Networks...and Our Robot Overlords

Chris Rowen, the CTO of the Cadence IP group, wrapped up the recent seminar in Las…

Paul McLellan 15 Jul 2016 • 4 min read
open datasets , training , neural networks , data scientist , privacy , CNN , Breakfast Bytes

Academic Network

Meet the Winners of Tensilica Xtensa Embedded DSP Design Contest India 2016

The winners of the Tensilica Xtensa Embedded DSP Design Contest have been announced…

susarla 14 Jul 2016 • 1 min read
Cadence Academic Network , Bangladesh , Tensilica , Xtensa Design Contest , India

Breakfast Bytes

Hierarchical Neural Networks

The German Traffic Sign Benchmark actually has the signs divided into groups: speed…

Paul McLellan 14 Jul 2016 • 3 min read
neural networks , CNN , hierarchical neural networks

Verification

Fine Tuning of Coverage Model Definition

Functional Coverage is one of the main means to measure the quality and progress…

teamspecman 14 Jul 2016 • 8 min read
funtional verification , Specman , coverage , Functional Verification , Coverage-Driven Verification , CDV , e , e language , Funcional Verification , team specman , Verification IP modeling , metric-driven verification , MDV

Academic Network

Cadence Academic Network in Poland

Poland is a country with long tradition in microelectronics education and research…

Anton Klotz 13 Jul 2016 • 2 min read
university , Cadence Academic Network , Poland , university program

Academic Network

PRIME and SMACD Conferences in Lisbon

Cadence Academic Network is supporting for years PRIME (PhD Research in Microelectronics…

Anton Klotz 13 Jul 2016 • 2 min read
Cadence Academic Network , academic workshop , ADE , Virtuoso

Breakfast Bytes

How to Optimize Your CNN

Convolutional neural nets (CNNs) are not programmed in the traditional sense, but…

Paul McLellan 13 Jul 2016 • 4 min read
Low Power , cnn training , cnn optimization , neural networks , CNN , embedded neural nets

Academic Network

Students from Pohang University of Science and Technology Visit Cadence Headquar…

My team recently had the privilege of hosting first year undergraduate students aka…

susarla 12 Jul 2016 • 1 min read
Cadence Academic Network

Academic Network

DAC: A Glimpse of the Future Innovators

Hope you read my previous blog on Cadence Academic Network sponsoring all the student…

susarla 12 Jul 2016 • 1 min read
DAC , Cadence Academic Network

Whiteboard Wednesdays

Whiteboard Wednesdays - Gauging Signal Quality Using Eye Diagrams

In this week's Whiteboard Wednesdays video, Chung Huang summarizes his presentation…

References4U 12 Jul 2016 • less than a min read
Whiteboard Wednesdays , eye diagrams , signal quality

Breakfast Bytes

Power-Efficient Recognition Systems for Embedded Applications

Neural networks are hot. Las Vegas is hot, too. And there is a connection. In late…

Paul McLellan 12 Jul 2016 • 4 min read
Chris Rowen , training , neural networks , CNN , embedded

Breakfast Bytes

Last Chance to See Tsukiji Fish Market

This doesn’t have much to do with Cadence or semiconductors. It has a lot to do with…

Paul McLellan 4 Jul 2016 • 5 min read
tsukiji , renasas , japan , tsukiji fish market

SoC and IP

How to Create a Working IoT Sensor in One Month

Cadence and ARM have created an IoT IP reference sub-system that can speed system…

Steve Brown 28 Jun 2016 • less than a min read
sensor , IoT , ARM , IoT subsystem , IoT sensor

Whiteboard Wednesdays

Whiteboard Wednesdays—Optimizing Neural Networks

In this week's Whiteboard Wednesdays video, Chris Rowen discusses optimizing neural…

References4U 28 Jun 2016 • less than a min read
Whiteboard Wednesdays , IP , Chris Rowen , high throughput , low energy , Tensilica , neural networks
<>
CDNS - Fix Layout Hompage

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information