Explore the Cadence Forums to find and exchange in-depth technical information.

Featured

Corporate News

Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design

The semiconductor industry stands at a pivotal moment. As we push toward more advanced…

Corporate
• 3 min read
OIP , featured , 3D-IC , 3DIC , TSMC

Corporate News

Building a Future Beyond Boundaries with Honda and Cadence

We at Cadence are proud to be a long-term partner of Honda R&D (HGRX), and our collaboration…

Corporate
• 6 min read
Automotive , featured , physical ai , automotive electronics , AI

Corporate News

CadenceLIVE India 2025 Recap – Where Inspiration Meets Innovation

On August 13, 2025, CadenceLIVE India 2025 set the stage for a remarkable convergence…

Reela Samuel
• 2 min read
featured , cadence , AI-Driven Design , cadencelive , AI

Analog/Custom Design

Virtuoso Studio IC25.1 ISR1 Now Available

Virtuoso Studio IC25.1 ISR1 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement
cdns - all_blogs_categories

Blog - Post List

Latest blogs

Artificial Intelligence (AI)

The Evolution of Generative AI up to the Model-Driven Era

Generative AI has become a buzzword in 2023 with the explosive proliferation of ChatGPT…

• 6 min read
artificial intelligence , featured , LLM , Generative AI , GenAI

Verification

Building Verification Infrastructure for Complex PCIe Verification

Introduction PCIe (Peripheral Component Interconnect Express) is a high-speed serial…

• 4 min read
Verification IP , Functional Verification , PCIe , pcie gen6

Corporate News

The Power of Computational Software in Biotechnology

As a titan in creating technological solutions for electronic systems design, Cadence…

• 4 min read
featured , biosimulation , openeye , biotechnology

System, PCB, & Package Design 

Cadence Doc Assistant at Your Service

The OrCAD X and Allegro X 23.1 release comes with a brand-new content delivery application…

• 4 min read
documentation , Search , help , Cadence Help , OrCAD X , 23.1 , online documentation , allegro x , Doc Assistant

PCB、IC封装：设计与仿真分析

释放 AI 大模型潜能，硬件算力亟待突破互连瓶颈

完全可以预期，在 OpenAI 明星效应下，全球科技巨头未来一两年必将推出一系列类 GPT 预训练大模型，也有望带动对数据中心 AI 算力集群的投资进一步加速。随着…

• 1 min read
SI , Allegro X AI , Chinese blog , PCB设计 , 中文 , 112g , SerDes , Allegro X 23.1 , 信号完整性 , AI , allegro x

Digital Design

Training Insights – Want to Learn How to Test the Design and Its Need?

Why is Design for Testability (DFT) crucial for VLSI (Very Large Scale Integration…

• 2 min read
digital badge , DFT , Design for Test , training , training bytes , Cadence Modus DFT , online training , Test Automation

PCB、IC封装：设计与仿真分析

详解高密 PCB 走线布线的垂直导电结构 (VeCS)

本文要点：• 什么是垂直导电结构 (Vertical Conductive Structures, VeCS)及其工作原理。• 利用 VeCS 进行 PCB 设计的优势…

• 1 min read
Chinese blog , PCB设计 , Layout , 中文 , Allegro X 23.1 , 布局布线 , 垂直导电结构 , allegro x

Spotlight Taiwan

Cadence Awarded MOEA’s 2023 International Partner Office Award

Cadence is awarded a second time for driving the development of the Taiwan semiconductor…

• 2 min read
Taiwan , taiwanese blog , intelligent system design

Data Center

The Importance of Pre-Configured Library Items when Modeling Data Centers

No one wants to waste unnecessary time in the model creation phase when using a modeling…

• 5 min read
data center , thermal

Corporate News

The Top Secret Engineering Team at Cadence

The Silicon Engineering Team – Mission Impossible Superstars In the fast-paced world…

• 4 min read
featured , services , ARM

Analog/Custom Design

Start Your Engines: Best Practices for Converting a Logic Signal to Electrical Value…

You can easily convert a logic signal to an electrical value using the Verilog-AMS…

• 7 min read
AMS , AMS Designer , mixed signal solution , analog/mixed-signal , AMS simulation , mixed-signal design , AMS Verification , mixed-signal verification

Verification

Navigating Cache Coherence: The Back-Invalidate Feature in CXL 3.0

In the rapidly evolving landscape of data centers, ensuring cache coherence in multi…

• 2 min read
CXL , performance , Verification IP , Functional Verification , coherent , HIgh Speed Interconnect

Spotlight Taiwan

Cadence榮獲經濟部頒贈2023電子資訊國際夥伴績優廠商獎(IPO Award)

再度肯定Cadence對提升台灣半導體核心研發能量的卓越貢獻全球電子設計創新領導廠商益華電腦(Cadence Design Systems, Inc.)宣布今年再度榮獲經濟部頒發…

• less than a min read
Taiwan , taiwanese blog , intelligent system design

Data Center

Colocation Data Center Success: High-Performance Computing and Energy Efficiency

It may sound counterintuitive, but even high-capacity data centers such as those…

• 3 min read
CFD , featured , data center , digital twin , Computational Fluid Dynamics

Computational Fluid Dynamics

Don't Let Cavitation Sink Your Boat's Performance!

Cavitation poses a formidable challenge to modern boat design, especially for high…

• 6 min read
CFD , FINE Marine , Cadence Fidelity , engineering , simulation software , Mesh Generation , Cadence CFD , Adaptive Grid Refinement

Life at Cadence

DEI@Cadence: Empowering Women at Cadence Cork

In today's rapidly evolving corporate landscape, fostering diversity and inclusion…

• 4 min read
CWC , Cadence Cork , DEI , DEIatCadence

System, PCB, & Package Design 

Building Tomorrow’s Electronics Piece by Piece

Chiplet Revolution Insights from Industry Leaders The semiconductor landscape…

• 5 min read

データセンター

データセンターのデジタルツインを構築する　4つのステップ

新しいソフトウェアが現行のワークフローやデータセンターのパフォーマンス向上に役立つと分かっていても、かなり難しいと感じる方も多いはずです。このブログでは、データセンターのデジタルツインを構築し…

• less than a min read
CFD , data center , digital twin , データセンター , japanese blog

Analog/Custom Design

Virtuoso Studio: Creating Regular Patterns with Group Array

Many a times you might require patterns of objects to be repeated 100s of times across…

• 3 min read
Virtuoso Studio , Virtuoso , Virtuosity , Custom IC Design , Custom IC , Virtuoso Layout Suite XL
CDNS - Fix Layout Hompage